tree 716880a9c3c9bf8eff390f02f4ba730507f14c94
parent 5281427a9942bf12d35240d388fcfe60fa7dd682
author Joe Benczarski <joebenczarski@gmail.com> 1698433072 -0400
committer GitHub <noreply@github.com> 1698433072 -0700
gpgsig -----BEGIN PGP SIGNATURE-----
 
 wsBcBAABCAAQBQJlPAgwCRBK7hj4Ov3rIwAAwWwIAJdFvLeojbobuhP21m3Kf0ff
 SAyueGDc7vPw9JLlWfBriXWMrs0fvkz433Bcr42TibGiQkSDB4/fgFoidmENV74o
 iUze2wRyPfPSkUyyh+52Ppj+LBk3uFroMH4hjK2AWT79W6BJ5GP0LcnYaTXPkrWT
 F3ou+DiXnVksnMbnVUGN4oF3ksKC95jfkHf71zZW9E/SiPBihDTTWWiykQYOwpdX
 tq8Pu9752ryTWSnk464k8pqXqbM+oD9v71AWnSAV+OAJ70RiB8vCCtb3MdNV7g7H
 FuNND5fmPqwdgo2dyT5B15qD+nJT3cFR1qa1Gecb9iK47a/2viwbw42WhLCHE2k=
 =InHz
 -----END PGP SIGNATURE-----
 

Support configurable RISC-V chip extension (#773)

* Support configurable RISC-V chip extension

Added the FREERTOS_RISCV_EXTENSION option to allow the user
to select which chip extension they want included. Removed the
port for pulpino to instead use the new option.

* Add port GCC_RISC_V_GENERIC and IAR_RISC_V_GENERIC

* Add two rics-v generic ports to support FREERTOS_RISCV_EXTENSION
  config

---------

Co-authored-by: Joe Benczarski <jbenczarski@trijicon.com>
Co-authored-by: chinglee-iot <61685396+chinglee-iot@users.noreply.github.com>
Co-authored-by: Ching-Hsin Lee <chinglee@amazon.com>
Co-authored-by: kar-rahul-aws <118818625+kar-rahul-aws@users.noreply.github.com>
Co-authored-by: Soren Ptak <ptaksoren@gmail.com>