)]}'
{
  "commit": "5cc153cfb1cdae7f34bf6cc656d2e50959e07ef5",
  "tree": "041c3dc05e5ccc6f2ba4f33d730cad305cde5713",
  "parents": [
    "9e00460ce104306d8c00411eb130efc5093e88ad"
  ],
  "author": {
    "name": "Richard Barry",
    "email": "ribarry@amazon.com",
    "time": "Fri Jan 14 18:40:20 2011 +0000"
  },
  "committer": {
    "name": "Richard Barry",
    "email": "ribarry@amazon.com",
    "time": "Fri Jan 14 18:40:20 2011 +0000"
  },
  "message": "First phase of changing the directory that starts Cortex, with one that starts CORTEX.\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "74acd46741f10e4340d6a9aa90d3247a8b5e1ecb",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/FreeRTOSConfig.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "53353d6c64c9ef25ebd458723e615e7d976f5fc1",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/ParTest.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "91555229d5c7ff7bafacf45e2e17a926bb9c9d58",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/RTOSDemo.ewd"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b875274166e64f8685a420aaa4a8b12778ea0ad8",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/RTOSDemo.ewp"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "239a9381ecc640fd5d2cfce5aa0a6281ccb8773e",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/RTOSDemo.eww"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "694a8c3ac5980f75c5caf1e8367d64bdc04f923d",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/main.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0668d49d137be384859f2ec7d25427997a738902",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/serial.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b4f2a0c75dca869be953c0f1593b1023f84eefb1",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/settings/RTOSDemo.cspy.bat"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "cf214ccdc9289775265884fde894597eb1bf6a17",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/settings/RTOSDemo.dbgdt"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "5764d41c4b2d48784442b63158c3cb04fcfd0c50",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/settings/RTOSDemo.dni"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b4f7f175d3a52348d6176e00a15fe03f50468250",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/settings/RTOSDemo.wsdt"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "228ff82244c0cd02edfa1104180b3ccd3822c021",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/settings/RTOSDemo_Debug.jlink"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "56fddc52bfc0513f5b0aa7c927c3488f357ba071",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/CMSIS/CM3/CoreSupport/core_cm3.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "2c46056fe6224b1963622011a2433d7949a270ed",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/CMSIS/CM3/CoreSupport/core_cm3.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "6bc8d58069f279401d0469ad96b1d82654933a1a",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/CMSIS/CM3/DeviceSupport/ST/Release_Notes_for_STM32L1xx_CMSIS.html"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3917b3196afe5d08f8e717bb3d02fb1245307247",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/CMSIS/CM3/DeviceSupport/ST/STM32L1xx/startup/arm/startup_stm32l1xx_md.s"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "43aa9a4e7fcdf197f119fed69f084abb30ebc66a",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/CMSIS/CM3/DeviceSupport/ST/STM32L1xx/startup/iar/startup_stm32l1xx_md.s"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1fa0eda73067ec6df281d21e5bc151a3cefcdefa",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/CMSIS/CM3/DeviceSupport/ST/STM32L1xx/stm32l1xx.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9f2ec072c9e001cea69c830eed53f9b40ed741c5",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/CMSIS/CM3/DeviceSupport/ST/STM32L1xx/system_stm32l1xx.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "162ffcc9dc9645f42ff9589448ac30369938abfb",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/CMSIS/CMSIS changes.htm"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "efda685be6666d01c97e541d252ec53de4d0c33a",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/CMSIS/CMSIS debug support.htm"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "162ffcc9dc9645f42ff9589448ac30369938abfb",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/CMSIS/CMSIS_changes.htm"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "6fd131e1258266e95859dcebb2ec9316df8d5ebc",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/CMSIS/Documentation/CMSIS_Core.htm"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b6b8acecc137bca709444106cba045d3d01daedd",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/CMSIS/License.doc"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d45111beddc830a4a7462be24c1260ac48d79ce6",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/Common/fonts.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "00fa116b97dc805c17dc7a1841e71dbdb7aef619",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/Common/fonts.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1f087a7c6e3fb33557c158ce156e4e2a5e31881b",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/STM32L152_EVAL/stm32l152_eval.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "56df0fb136f7b0155b9cc42da091513700011a00",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/STM32L152_EVAL/stm32l152_eval.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8c3f05a8230736c99cbd18b35f255ee309dc6948",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/STM32L152_EVAL/stm32l152_eval_lcd.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e3c06a1f7526f7049c133e5957ed40e2cdfda81b",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/STM32L152_EVAL/stm32l152_eval_lcd.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "6ae338d546b7527f80b475361c4b93bd7a797a26",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/STM32L1xx_StdPeriph_Driver/inc/misc.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "769e4fc8866397fa4c0043019d15d311a82b8733",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/STM32L1xx_StdPeriph_Driver/inc/stm32l1xx_exti.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "189be5a53bf4a636b681e1d5476f84445dfa8395",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/STM32L1xx_StdPeriph_Driver/inc/stm32l1xx_gpio.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d4d29972dedecde59deca6520d8056ec5c38d01b",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/STM32L1xx_StdPeriph_Driver/inc/stm32l1xx_i2c.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d96aa9e15cca230084652b230ef316ada10e20f3",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/STM32L1xx_StdPeriph_Driver/inc/stm32l1xx_pwr.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a9b949c99c6389b10adb1fefc364b29c31fbf0ca",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/STM32L1xx_StdPeriph_Driver/inc/stm32l1xx_rcc.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "86a2b31604a4f8d2c5c96f586c3e35212fc45392",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/STM32L1xx_StdPeriph_Driver/inc/stm32l1xx_spi.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "cd51e92092f3055d8d5e6cda6b888c7a298502cf",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/STM32L1xx_StdPeriph_Driver/inc/stm32l1xx_syscfg.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7541e09ec4c2ae44774f1ec30ea56ab49fc0b839",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/STM32L1xx_StdPeriph_Driver/inc/stm32l1xx_tim.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c6a14169b7afc65501869d5943208042d54cfb21",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/STM32L1xx_StdPeriph_Driver/inc/stm32l1xx_usart.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e7648ab1998f58eeff4178b442f010e5335005b7",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/STM32L1xx_StdPeriph_Driver/src/misc.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "348f33c222e2782a426f6f9e4b4cd9183a398a7f",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/STM32L1xx_StdPeriph_Driver/src/stm32l1xx_exti.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "6c45f16514259951d27ec0b80ca8363763eb5abb",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/STM32L1xx_StdPeriph_Driver/src/stm32l1xx_gpio.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e6b8716da4e14be3533553d3b4e97c1b0bb71dd3",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/STM32L1xx_StdPeriph_Driver/src/stm32l1xx_pwr.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f7bdb4905f138ba2c0d84a2b787a2d0d02e55059",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/STM32L1xx_StdPeriph_Driver/src/stm32l1xx_rcc.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "67e4b386e7dac2af573ea840bfae007bb84abec9",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/STM32L1xx_StdPeriph_Driver/src/stm32l1xx_spi.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0d9bef1e20b05c282e42537b8e5b7f2d160e5d73",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/STM32L1xx_StdPeriph_Driver/src/stm32l1xx_syscfg.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "964dfae79d4b5d4954cd1d41e00fc8446f3c1ca2",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/STM32L1xx_StdPeriph_Driver/src/stm32l1xx_tim.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "90c149253502d36201e26ad4e03187a07836ed4d",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/STM32L1xx_StdPeriph_Driver/src/stm32l1xx_usart.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8ede05b1a6ef555fc87bd313f646018b12fd4119",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/startup_stm32l1xx_md.s"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7d1cabdb00f9ce745381941e88ae4b44cf93006c",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/stm32_eval.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "cd79da065e4fb40f400af445de02d8267ebea897",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/stm32l1xx_conf.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "be00d54aae40b4b0258663bbab4aaa0209bf57a6",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/stm32l1xx_flash.icf"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "5afcd2a10e47843060e8cae28798c91075df8d59",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/stm32l1xx_it.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7eabc16b0faa99dd6547cf0979f6a0b610b2c8dd",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/stm32l1xx_it.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e3881c1d585ae4d767e62d3ae12ddeac6dc762e2",
      "new_mode": 33188,
      "new_path": "Demo/_Cortex_STM32L152_IAR/system_and_ST_code/system_stm32l1xx.c"
    }
  ]
}