)]}'
{
  "commit": "7a04e93a22f23711cf252118a291548ba4360654",
  "tree": "91e6b5012b97079461b4e7e4116ab67143322bf5",
  "parents": [
    "74cfa8125e11096691faa3f7bcfb97cf4a048716"
  ],
  "author": {
    "name": "rihab kouki",
    "email": "rihab.kouki@st.com",
    "time": "Wed Mar 16 10:32:01 2022 +0100"
  },
  "committer": {
    "name": "rihab kouki",
    "email": "rihab.kouki@st.com",
    "time": "Wed Mar 16 10:33:42 2022 +0100"
  },
  "message": "[HAL][LL][UART] Fix various bugs identified in UART driver\n  - Add a check on the UART parity before enabling the parity error interruption.\n  - Remove unsupported TXFECF reference from LL LPUART\n  - Fix wrong cast when computing the USARTDIV value in UART_SetConfig().\n  - Remove an invalid FIFO mode configuration from UART_SetConfig() as it is not is not member of UART_InitTypeDef Structure.\n  - Optimized stack usage for multiple APIs.\n  - Update HAL_UART_IRQHandler() API to handle receiver timeout interrupt.\n  - Update UART receive processes (IT and DMA) to handle the UART receive\u0027s timeout interrupt.\n  - Fix erroneous UART\u0027s handle state in case of error returned after DMA reception start within UART_Start_Receive_DMA().\n  - Correction on UART ReceptionType management in case of ReceptionToIdle API are called from RxEvent callback.\n  - Handling of UART concurrent register access in case of race condition between Tx and Rx transfers (HAL UART and LL LPUART).\n  - Add a check on the UART parity before enabling the parity error interruption.\n  - Correction of state reset value in case of error returned after DMA reception start.\n  - Correction on UART ReceptionType management in case of ReceptionToIdle API are called from RxEvent callback.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "941c10717eccf80adf69363f57010b0aab896ef1",
      "old_mode": 33188,
      "old_path": "Inc/stm32l5xx_hal_uart.h",
      "new_id": "dbe68c72566d7fb9673085771850364f00a43c9e",
      "new_mode": 33188,
      "new_path": "Inc/stm32l5xx_hal_uart.h"
    },
    {
      "type": "modify",
      "old_id": "b60002b68d7d90dca4a34303cc2e3696566cc88b",
      "old_mode": 33188,
      "old_path": "Inc/stm32l5xx_hal_uart_ex.h",
      "new_id": "e907be7b858b428155c2e9e45025fdbb719f4416",
      "new_mode": 33188,
      "new_path": "Inc/stm32l5xx_hal_uart_ex.h"
    },
    {
      "type": "modify",
      "old_id": "d830fe58cadd5f46bf9edb846164f4ca9cce00d7",
      "old_mode": 33188,
      "old_path": "Inc/stm32l5xx_ll_lpuart.h",
      "new_id": "e2acc2b3476dd2faa91fa0b0a9dfa93b6fff4a5c",
      "new_mode": 33188,
      "new_path": "Inc/stm32l5xx_ll_lpuart.h"
    },
    {
      "type": "modify",
      "old_id": "e4c1005bdf957fb20a4e678f0c8864eda727b5ed",
      "old_mode": 33188,
      "old_path": "Src/stm32l5xx_hal_uart.c",
      "new_id": "e27dbae51bc1e90e4904f823a30019af91a64924",
      "new_mode": 33188,
      "new_path": "Src/stm32l5xx_hal_uart.c"
    },
    {
      "type": "modify",
      "old_id": "418d7e4388df8337ba77047f74ccaed756c6726d",
      "old_mode": 33188,
      "old_path": "Src/stm32l5xx_hal_uart_ex.c",
      "new_id": "9f5114db55a1a255f39ec3a8d3d25dbab5a95a01",
      "new_mode": 33188,
      "new_path": "Src/stm32l5xx_hal_uart_ex.c"
    },
    {
      "type": "modify",
      "old_id": "33776e592f3da3cda0f2332fc8d9c0521431f73e",
      "old_mode": 33188,
      "old_path": "Src/stm32l5xx_ll_lpuart.c",
      "new_id": "f8ad0ec3339e7ead5ee0432f78cb49fb7a3e2da1",
      "new_mode": 33188,
      "new_path": "Src/stm32l5xx_ll_lpuart.c"
    }
  ]
}