)]}'
{
  "commit": "4770838f9d09f1a932b2b31a3ab3366abfbd4e7b",
  "tree": "29b6049b2adf14175ac0b99db20dba66c7e2850a",
  "parents": [
    "ce145d2f07f4d78a27b6aacc04150164796be8c6"
  ],
  "author": {
    "name": "Abseil Team",
    "email": "absl-team@google.com",
    "time": "Wed Oct 07 19:47:28 2026 -0700"
  },
  "committer": {
    "name": "Copybara-Service",
    "email": "copybara-worker@google.com",
    "time": "Fri Oct 30 12:45:41 2026 -0700"
  },
  "message": "Improve CRC32C default CPU dispatch using AVX2 and ARM64 detection\n\nUnrecognized x86_64 and ARM64 CPUs in\n`TryNewCRC32AcceleratedX86ARMCombined` previously fell back to a\nsingle-stream CRC32C implementation even when hardware carry-less\nmultiplication and SHA3 (`EOR3`) were available, and ARM64 builds\nwithout `-march\u003darmv8-a+crc+crypto` disabled hardware CRC32C entirely.\n\nAdd `SupportsAvx2()` and `SupportsArmSHA3()` runtime feature checks to\n`cpu_detect`, enable ARM64 CRC32/PMULL intrinsics via `.arch_extension`\npragmas guarded by runtime detection, and dispatch multi-stream `PCLMUL`\n/ `NEON_PCLMUL_EOR3` kernels by default when supported.\n\nPiperOrigin-RevId: 995516057\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "43b6c4b3bb4848bcfa8b79d05beef571bc07db3e",
      "old_mode": 33188,
      "old_path": "absl/base/internal/cpu_detect.cc",
      "new_id": "c6f0ba6f1023942e2293d8237e67ec586a7d5ef2",
      "new_mode": 33188,
      "new_path": "absl/base/internal/cpu_detect.cc"
    },
    {
      "type": "modify",
      "old_id": "06eb72a91fd6c13ab54af9907df5ddeddc49e59c",
      "old_mode": 33188,
      "old_path": "absl/base/internal/cpu_detect.h",
      "new_id": "472f4915cf4a34e311b7424ffb2362321baf009f",
      "new_mode": 33188,
      "new_path": "absl/base/internal/cpu_detect.h"
    },
    {
      "type": "modify",
      "old_id": "80b8b87f7ac85eb5fabb2c361acc6e29fe1f8189",
      "old_mode": 33188,
      "old_path": "absl/base/internal/cpu_detect_test.cc",
      "new_id": "1bfc8319ea33ded67a148f637434e65639da305f",
      "new_mode": 33188,
      "new_path": "absl/base/internal/cpu_detect_test.cc"
    },
    {
      "type": "modify",
      "old_id": "3615c360adaecab3e8439a248c806cb8ec2b2831",
      "old_mode": 33188,
      "old_path": "absl/crc/internal/crc32_x86_arm_combined_simd.h",
      "new_id": "dc9d441e40a52c2a1cb19356628ce1087c6d761e",
      "new_mode": 33188,
      "new_path": "absl/crc/internal/crc32_x86_arm_combined_simd.h"
    },
    {
      "type": "modify",
      "old_id": "e117c8697ce04b2dafd6d88773ae237a7cc79b6c",
      "old_mode": 33188,
      "old_path": "absl/crc/internal/crc32c_inline.h",
      "new_id": "1792b4bea6957ddcb8ee1038fe064312904e9806",
      "new_mode": 33188,
      "new_path": "absl/crc/internal/crc32c_inline.h"
    },
    {
      "type": "modify",
      "old_id": "0d1dfdc7f7cff22ce6104c99e504872bc4a7300e",
      "old_mode": 33188,
      "old_path": "absl/crc/internal/crc_x86_arm_combined.cc",
      "new_id": "accb050490874a0823377659c1c8e5a6d9530cb5",
      "new_mode": 33188,
      "new_path": "absl/crc/internal/crc_x86_arm_combined.cc"
    }
  ]
}
