Sign in
pigweed
/
third_party
/
github
/
zephyrproject-rtos
/
zephyr
/
50b9b1249b1996c084ec3c5c5fb2c8a2c1d436e9
/
.
/
soc
/
xtensa
/
esp32
/
dts_fixup.h
blob: f17d2865fbaaf9c88647abd40b9c431a87b8e04b [
file
] [
log
] [
blame
]
/*
* Copyright (c) 2018 Nordic Semiconductor ASA
*
* SPDX-License-Identifier: Apache-2.0
*/
/* SoC level DTS fixup file */
#define
DT_CPU_CLOCK_FREQUENCY DT_CADENCE_TENSILICA_XTENSA_LX6_0_CLOCK_FREQUENCY
/* End of SoC Level DTS fixup file */