)]}'
{
  "commit": "6d06a8cea96de70f08ee4d66735886403921897e",
  "tree": "66768338679daa34a12928bd779e389ada7dca2f",
  "parents": [
    "efb286dfdfa760a958b1d1b40f3df3a6da24f007"
  ],
  "author": {
    "name": "Johann Fischer",
    "email": "johann.fischer@nordicsemi.no",
    "time": "Tue May 14 12:22:06 2024 +0200"
  },
  "committer": {
    "name": "Fabio Baltieri",
    "email": "fabio.baltieri@gmail.com",
    "time": "Fri May 17 14:05:08 2024 +0100"
  },
  "message": "drivers: udc_dwc2: use devicetree to configure endpoint capabilities\n\nAlthough we can get the number of configured OUT and IN endpoints and\nendpoint capabilities from the DWC GHWCFGn registers, we need to\nconfigure the number of endpoint configuration structs at build time. On\nsome platforms, we cannot access the hardware register at pre-init, so\nwe use the GHWCFGn values from the devicetree to provide endpoint\ncapabilities. This can be considered a workaround, and we may change the\nupper layer internals to avoid it in the future.\n\nAlso, add a new vendor quirk to fill in platform-specific controller\ncapabilities.\n\nSigned-off-by: Johann Fischer \u003cjohann.fischer@nordicsemi.no\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "0f744ca439785ed97dd438fc30e493675ecdca22",
      "old_mode": 33188,
      "old_path": "drivers/usb/udc/udc_dwc2.c",
      "new_id": "f533490da259dd928086d0300a93f3278a89a064",
      "new_mode": 33188,
      "new_path": "drivers/usb/udc/udc_dwc2.c"
    },
    {
      "type": "modify",
      "old_id": "37c9a1eca3893662b2be8b10ff41381422e1041a",
      "old_mode": 33188,
      "old_path": "drivers/usb/udc/udc_dwc2.h",
      "new_id": "b54cb82fd2a712eb11a8d805174ebaf2d07d982f",
      "new_mode": 33188,
      "new_path": "drivers/usb/udc/udc_dwc2.h"
    },
    {
      "type": "modify",
      "old_id": "7e1f37267d5cecb0548d581f254254aeef3b0783",
      "old_mode": 33188,
      "old_path": "dts/arm/intel_socfpga_std/socfpga.dtsi",
      "new_id": "ad36609bfa1b287fe6da47c42b8e8eeeb80fe47e",
      "new_mode": 33188,
      "new_path": "dts/arm/intel_socfpga_std/socfpga.dtsi"
    },
    {
      "type": "modify",
      "old_id": "8af55448780f8caa2b1efa3b417e5db4bec73f4c",
      "old_mode": 33188,
      "old_path": "dts/bindings/usb/snps,dwc2.yaml",
      "new_id": "d5b0167f26b3263b8c2a6e7c067b84be40a0a9f9",
      "new_mode": 33188,
      "new_path": "dts/bindings/usb/snps,dwc2.yaml"
    },
    {
      "type": "modify",
      "old_id": "8cd2525699c3915a3931ac955d386d376731a9e6",
      "old_mode": 33188,
      "old_path": "samples/subsys/usb/cdc_acm/nucleo_f413zh_dwc2.overlay",
      "new_id": "d1e6b29edbd3c69933fc7cec8904fa016ea58e9c",
      "new_mode": 33188,
      "new_path": "samples/subsys/usb/cdc_acm/nucleo_f413zh_dwc2.overlay"
    },
    {
      "type": "modify",
      "old_id": "ff51b08078efcfce4ef934058dea4e72ded703a6",
      "old_mode": 33188,
      "old_path": "samples/subsys/usb/shell/nucleo_f413zh_dwc2.overlay",
      "new_id": "2e954626ded216c08d3c18dbd38d833446d3d73d",
      "new_mode": 33188,
      "new_path": "samples/subsys/usb/shell/nucleo_f413zh_dwc2.overlay"
    }
  ]
}