)]}'
{
  "commit": "d212e50eafcf10e2d18ffe0bd13862d940bf9de0",
  "tree": "813917b5a79c2f668cfd0fba3acdb080464bbfa0",
  "parents": [
    "d5287578fed820f29a7b0afd73838aa1c690f4ce"
  ],
  "author": {
    "name": "Manuel Argüelles",
    "email": "manuel.arguelles@nxp.com",
    "time": "Wed Sep 20 16:04:11 2023 +0700"
  },
  "committer": {
    "name": "Carles Cufí",
    "email": "carles.cufi@nordicsemi.no",
    "time": "Fri Sep 29 09:47:35 2023 +0200"
  },
  "message": "soc: nxp_s32: enable RTU.PIT timers for S32ZE\n\nEach RTU includes one PIT instance that can be used by any\nof the cores.\n\nSigned-off-by: Manuel Argüelles \u003cmanuel.arguelles@nxp.com\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "bc8ff76a8502a2eb1b4def98266c02d396cbc305",
      "old_mode": 33188,
      "old_path": "dts/arm/nxp/nxp_s32z27x_rtu0_r52.dtsi",
      "new_id": "6d3b7da45d2aefb90a6909f54dff2f07c64b574a",
      "new_mode": 33188,
      "new_path": "dts/arm/nxp/nxp_s32z27x_rtu0_r52.dtsi"
    },
    {
      "type": "modify",
      "old_id": "dd2e41d84649111e5d76b5c7d268dcb062d71d50",
      "old_mode": 33188,
      "old_path": "dts/arm/nxp/nxp_s32z27x_rtu1_r52.dtsi",
      "new_id": "ed3de4f2f1689ce7ec208b9f462a19834c54a177",
      "new_mode": 33188,
      "new_path": "dts/arm/nxp/nxp_s32z27x_rtu1_r52.dtsi"
    },
    {
      "type": "modify",
      "old_id": "ebeca180a1e082476092d1aeeb4d74459c3098a1",
      "old_mode": 33188,
      "old_path": "soc/arm/nxp_s32/s32ze/Kconfig.series",
      "new_id": "c1f2d3606ec3dce4b28220fc8676ac78dd7c71e9",
      "new_mode": 33188,
      "new_path": "soc/arm/nxp_s32/s32ze/Kconfig.series"
    },
    {
      "type": "modify",
      "old_id": "4f4f04482e80972e08e6806ad7a8ca1ce38ddcb4",
      "old_mode": 33188,
      "old_path": "west.yml",
      "new_id": "4a86f7acb01b7f1562b4a954bbbf90f97411ef38",
      "new_mode": 33188,
      "new_path": "west.yml"
    }
  ]
}