| /****************************************************************************** |
| * |
| * Copyright (C) 2014 - 2017 Xilinx, Inc. All rights reserved. |
| * |
| * Permission is hereby granted, free of charge, to any person obtaining a copy |
| * of this software and associated documentation files (the "Software"), to deal |
| * in the Software without restriction, including without limitation the rights |
| * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell |
| * copies of the Software, and to permit persons to whom the Software is |
| * furnished to do so, subject to the following conditions: |
| * |
| * The above copyright notice and this permission notice shall be included in |
| * all copies or substantial portions of the Software. |
| * |
| * Use of the Software is limited solely to applications: |
| * (a) running on a Xilinx device, or |
| * (b) that interact with a Xilinx device through a bus or interconnect. |
| * |
| * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
| * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
| * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
| * XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, |
| * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF |
| * OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE |
| * SOFTWARE. |
| * |
| * Except as contained in this notice, the name of the Xilinx shall not be used |
| * in advertising or otherwise to promote the sale, use or other dealings in |
| * this Software without prior written authorization from Xilinx. |
| * |
| ******************************************************************************/ |
| /*****************************************************************************/ |
| /** |
| * @file xil_mmu.h |
| * |
| * @addtogroup r5_mpu_apis Cortex R5 Processor MPU specific APIs |
| * |
| * MPU functions provides access to MPU operations such as enable MPU, disable |
| * MPU and set attribute for section of memory. |
| * Boot code invokes Init_MPU function to configure the MPU. A total of 10 MPU |
| * regions are allocated with another 6 being free for users. Overview of the |
| * memory attributes for different MPU regions is as given below, |
| * |
| *| | Memory Range | Attributes of MPURegion | |
| *|-----------------------|-------------------------|-----------------------------| |
| *| DDR | 0x00000000 - 0x7FFFFFFF | Normal write-back Cacheable | |
| *| PL | 0x80000000 - 0xBFFFFFFF | Strongly Ordered | |
| *| QSPI | 0xC0000000 - 0xDFFFFFFF | Device Memory | |
| *| PCIe | 0xE0000000 - 0xEFFFFFFF | Device Memory | |
| *| STM_CORESIGHT | 0xF8000000 - 0xF8FFFFFF | Device Memory | |
| *| RPU_R5_GIC | 0xF9000000 - 0xF90FFFFF | Device memory | |
| *| FPS | 0xFD000000 - 0xFDFFFFFF | Device Memory | |
| *| LPS | 0xFE000000 - 0xFFFFFFFF | Device Memory | |
| *| OCM | 0xFFFC0000 - 0xFFFFFFFF | Normal write-back Cacheable | |
| * |
| * |
| * @note |
| * For a system where DDR is less than 2GB, region after DDR and before PL is |
| * marked as undefined in translation table. Memory range 0xFE000000-0xFEFFFFFF is |
| * allocated for upper LPS slaves, where as memory region 0xFF000000-0xFFFFFFFF is |
| * allocated for lower LPS slaves. |
| * |
| * @{ |
| * <pre> |
| * MODIFICATION HISTORY: |
| * |
| * Ver Who Date Changes |
| * ----- ---- -------- --------------------------------------------------- |
| * 5.00 pkp 02/10/14 Initial version |
| * 6.4 asa 08/16/17 Added many APIs for MPU access to make MPU usage |
| * user-friendly. The APIs added are: Xil_UpdateMPUConfig, |
| * Xil_GetMPUConfig, Xil_GetNumOfFreeRegions, |
| * Xil_GetNextMPURegion, Xil_DisableMPURegionByRegNum, |
| * Xil_GetMPUFreeRegMask, Xil_SetMPURegionByRegNum, and |
| * Xil_InitializeExistingMPURegConfig. |
| * Added a new array of structure of type XMpuConfig to |
| * represent the MPU configuration table. |
| * </pre> |
| * |
| |
| * |
| * |
| ******************************************************************************/ |
| |
| #ifndef XIL_MPU_H |
| #define XIL_MPU_H |
| |
| #ifdef __cplusplus |
| extern "C" { |
| #endif /* __cplusplus */ |
| #include "xil_types.h" |
| /***************************** Include Files *********************************/ |
| |
| /***************** Macros (Inline Functions) Definitions *********************/ |
| #define MPU_REG_DISABLED 0U |
| #define MPU_REG_ENABLED 1U |
| #define MAX_POSSIBLE_MPU_REGS 16U |
| /**************************** Type Definitions *******************************/ |
| struct XMpuConfig{ |
| u32 RegionStatus; /* Enabled or disabled */ |
| INTPTR BaseAddress;/* MPU region base address */ |
| u64 Size; /* MPU region size address */ |
| u32 Attribute; /* MPU region size attribute */ |
| }; |
| |
| typedef struct XMpuConfig XMpu_Config[MAX_POSSIBLE_MPU_REGS]; |
| |
| extern XMpu_Config Mpu_Config; |
| /************************** Constant Definitions *****************************/ |
| |
| /************************** Variable Definitions *****************************/ |
| |
| /************************** Function Prototypes ******************************/ |
| |
| void Xil_SetTlbAttributes(INTPTR Addr, u32 attrib); |
| void Xil_EnableMPU(void); |
| void Xil_DisableMPU(void); |
| u32 Xil_SetMPURegion(INTPTR addr, u64 size, u32 attrib); |
| u32 Xil_UpdateMPUConfig(u32 reg_num, INTPTR address, u32 size, u32 attrib); |
| void Xil_GetMPUConfig (XMpu_Config mpuconfig); |
| u32 Xil_GetNumOfFreeRegions (void); |
| u32 Xil_GetNextMPURegion(void); |
| u32 Xil_DisableMPURegionByRegNum (u32 reg_num); |
| u16 Xil_GetMPUFreeRegMask (void); |
| u32 Xil_SetMPURegionByRegNum (u32 reg_num, INTPTR addr, u64 size, u32 attrib); |
| |
| #ifdef __cplusplus |
| } |
| #endif /* __cplusplus */ |
| |
| #endif /* XIL_MPU_H */ |
| /** |
| * @} End of "addtogroup r5_mpu_apis". |
| */ |
