| <!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd"> |
| <html xmlns="http://www.w3.org/1999/xhtml"> |
| <head> |
| <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/> |
| <meta http-equiv="X-UA-Compatible" content="IE=9"/> |
| <title>ACTLR_Type Struct Reference</title> |
| <title>CMSIS-Core (Cortex-A): ACTLR_Type Struct Reference</title> |
| <link href="tabs.css" rel="stylesheet" type="text/css"/> |
| <link href="cmsis.css" rel="stylesheet" type="text/css" /> |
| <script type="text/javascript" src="jquery.js"></script> |
| <script type="text/javascript" src="dynsections.js"></script> |
| <script type="text/javascript" src="printComponentTabs.js"></script> |
| <link href="navtree.css" rel="stylesheet" type="text/css"/> |
| <script type="text/javascript" src="resize.js"></script> |
| <script type="text/javascript" src="navtree.js"></script> |
| <script type="text/javascript"> |
| $(document).ready(initResizable); |
| $(window).load(resizeHeight); |
| </script> |
| <link href="search/search.css" rel="stylesheet" type="text/css"/> |
| <script type="text/javascript" src="search/search.js"></script> |
| <script type="text/javascript"> |
| $(document).ready(function() { searchBox.OnSelectItem(0); }); |
| </script> |
| </head> |
| <body> |
| <div id="top"><!-- do not remove this div, it is closed by doxygen! --> |
| <div id="titlearea"> |
| <table cellspacing="0" cellpadding="0"> |
| <tbody> |
| <tr style="height: 46px;"> |
| <td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td> |
| <td style="padding-left: 0.5em;"> |
| <div id="projectname">CMSIS-Core (Cortex-A) |
|  <span id="projectnumber">Version 1.1.2</span> |
| </div> |
| <div id="projectbrief">CMSIS-Core support for Cortex-A processor-based devices</div> |
| </td> |
| </tr> |
| </tbody> |
| </table> |
| </div> |
| <!-- end header part --> |
| <div id="CMSISnav" class="tabs1"> |
| <ul class="tablist"> |
| <script type="text/javascript"> |
| <!-- |
| writeComponentTabs.call(this); |
| //--> |
| </script> |
| </ul> |
| </div> |
| <!-- Generated by Doxygen 1.8.6 --> |
| <script type="text/javascript"> |
| var searchBox = new SearchBox("searchBox", "search",false,'Search'); |
| </script> |
| <div id="navrow1" class="tabs"> |
| <ul class="tablist"> |
| <li><a href="index.html"><span>Main Page</span></a></li> |
| <li><a href="pages.html"><span>Usage and Description</span></a></li> |
| <li><a href="modules.html"><span>Reference</span></a></li> |
| <li> |
| <div id="MSearchBox" class="MSearchBoxInactive"> |
| <span class="left"> |
| <img id="MSearchSelect" src="search/mag_sel.png" |
| onmouseover="return searchBox.OnSearchSelectShow()" |
| onmouseout="return searchBox.OnSearchSelectHide()" |
| alt=""/> |
| <input type="text" id="MSearchField" value="Search" accesskey="S" |
| onfocus="searchBox.OnSearchFieldFocus(true)" |
| onblur="searchBox.OnSearchFieldFocus(false)" |
| onkeyup="searchBox.OnSearchFieldChange(event)"/> |
| </span><span class="right"> |
| <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a> |
| </span> |
| </div> |
| </li> |
| </ul> |
| </div> |
| <div id="navrow2" class="tabs2"> |
| <ul class="tablist"> |
| <li><a href="annotated.html"><span>Data Structures</span></a></li> |
| <li><a href="functions.html"><span>Data Fields</span></a></li> |
| </ul> |
| </div> |
| </div><!-- top --> |
| <div id="side-nav" class="ui-resizable side-nav-resizable"> |
| <div id="nav-tree"> |
| <div id="nav-tree-contents"> |
| <div id="nav-sync" class="sync"></div> |
| </div> |
| </div> |
| <div id="splitbar" style="-moz-user-select:none;" |
| class="ui-resizable-handle"> |
| </div> |
| </div> |
| <script type="text/javascript"> |
| $(document).ready(function(){initNavTree('unionACTLR__Type.html','');}); |
| </script> |
| <div id="doc-content"> |
| <!-- window showing the filter options --> |
| <div id="MSearchSelectWindow" |
| onmouseover="return searchBox.OnSearchSelectShow()" |
| onmouseout="return searchBox.OnSearchSelectHide()" |
| onkeydown="return searchBox.OnSearchSelectKey(event)"> |
| <a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark"> </span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark"> </span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark"> </span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark"> </span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark"> </span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark"> </span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark"> </span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark"> </span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark"> </span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark"> </span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark"> </span>Pages</a></div> |
| |
| <!-- iframe showing the search results (closed by default) --> |
| <div id="MSearchResultsWindow"> |
| <iframe src="javascript:void(0)" frameborder="0" |
| name="MSearchResults" id="MSearchResults"> |
| </iframe> |
| </div> |
| |
| <div class="header"> |
| <div class="summary"> |
| <a href="#pub-attribs">Data Fields</a> </div> |
| <div class="headertitle"> |
| <div class="title">ACTLR_Type Struct Reference<div class="ingroups"><a class="el" href="group__CMSIS__ACTLR.html">Auxiliary Control Register (ACTLR)</a></div></div> </div> |
| </div><!--header--> |
| <div class="contents"> |
| |
| <p>Bit field declaration for ACTLR layout. |
| </p> |
| <table class="memberdecls"> |
| <tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a> |
| Data Fields</h2></td></tr> |
| <tr class="memitem:ac953059faa3a1139f8787d87f58a875d"><td class="memItemLeft" >struct {</td></tr> |
| <tr class="memitem:a50827448ef15f15f922e10a1c609f5d3"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionACTLR__Type.html#a55b8e4dd5312f32237dd023032618781">FW</a>:1</td></tr> |
| <tr class="memdesc:a50827448ef15f15f922e10a1c609f5d3"><td class="mdescLeft"> </td><td class="mdescRight">bit: 0 Cache and TLB maintenance broadcast <a href="#a50827448ef15f15f922e10a1c609f5d3">More...</a><br/></td></tr> |
| <tr class="separator:a50827448ef15f15f922e10a1c609f5d3"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:a4756b5b7479e4e5f5c27c841f99b50e8"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionACTLR__Type.html#afa360e0c6bf79094d72bc78fac300149">SMP</a>:1</td></tr> |
| <tr class="memdesc:a4756b5b7479e4e5f5c27c841f99b50e8"><td class="mdescLeft"> </td><td class="mdescRight">bit: 6 Enables coherent requests to the processor <a href="#a4756b5b7479e4e5f5c27c841f99b50e8">More...</a><br/></td></tr> |
| <tr class="separator:a4756b5b7479e4e5f5c27c841f99b50e8"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:a1019cd812c2931a4e7eb82996127bebd"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionACTLR__Type.html#a10c6d649f67d6ca9029731fc44631e91">EXCL</a>:1</td></tr> |
| <tr class="memdesc:a1019cd812c2931a4e7eb82996127bebd"><td class="mdescLeft"> </td><td class="mdescRight">bit: 7 Exclusive L1/L2 cache control <a href="#a1019cd812c2931a4e7eb82996127bebd">More...</a><br/></td></tr> |
| <tr class="separator:a1019cd812c2931a4e7eb82996127bebd"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:aaffa24a5ff6bf987d4ad0d73cafd014b"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionACTLR__Type.html#acfabc61e73fb846970cd6541c5baf7d8">DODMBS</a>:1</td></tr> |
| <tr class="memdesc:aaffa24a5ff6bf987d4ad0d73cafd014b"><td class="mdescLeft"> </td><td class="mdescRight">bit: 10 Disable optimized data memory barrier behavior <a href="#aaffa24a5ff6bf987d4ad0d73cafd014b">More...</a><br/></td></tr> |
| <tr class="separator:aaffa24a5ff6bf987d4ad0d73cafd014b"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:a9689f28161ce8516e8a74f1fb7cf1007"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionACTLR__Type.html#ad8faaa57629f258c6eba678ba8efc9da">DWBST</a>:1</td></tr> |
| <tr class="memdesc:a9689f28161ce8516e8a74f1fb7cf1007"><td class="mdescLeft"> </td><td class="mdescRight">bit: 11 AXI data write bursts to Normal memory <a href="#a9689f28161ce8516e8a74f1fb7cf1007">More...</a><br/></td></tr> |
| <tr class="separator:a9689f28161ce8516e8a74f1fb7cf1007"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:a1873f12ba4059c242c4d73c3c669532e"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionACTLR__Type.html#a7921e6e73e0841402a5519f09e6e2ef3">RADIS</a>:1</td></tr> |
| <tr class="memdesc:a1873f12ba4059c242c4d73c3c669532e"><td class="mdescLeft"> </td><td class="mdescRight">bit: 12 L1 Data Cache read-allocate mode disable <a href="#a1873f12ba4059c242c4d73c3c669532e">More...</a><br/></td></tr> |
| <tr class="separator:a1873f12ba4059c242c4d73c3c669532e"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:a473b5ba32637965efc11c81809e2b3e2"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionACTLR__Type.html#a5464ac7b26943d2cb868c154b0b1375c">L1PCTL</a>:2</td></tr> |
| <tr class="memdesc:a473b5ba32637965efc11c81809e2b3e2"><td class="mdescLeft"> </td><td class="mdescRight">bit:13..14 L1 Data prefetch control <a href="#a473b5ba32637965efc11c81809e2b3e2">More...</a><br/></td></tr> |
| <tr class="separator:a473b5ba32637965efc11c81809e2b3e2"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:ab446bfb09f286a0fabd62c9204bda75e"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionACTLR__Type.html#ac8ac735e3001442e581ae37e773b5929">BP</a>:2</td></tr> |
| <tr class="memdesc:ab446bfb09f286a0fabd62c9204bda75e"><td class="mdescLeft"> </td><td class="mdescRight">bit:16..15 Branch prediction policy <a href="#ab446bfb09f286a0fabd62c9204bda75e">More...</a><br/></td></tr> |
| <tr class="separator:ab446bfb09f286a0fabd62c9204bda75e"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:a364f4cc4a6eef60fb3476fd8fe6ff748"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionACTLR__Type.html#a91288f7320d267d76b4aad4adcf8cda3">RSDIS</a>:1</td></tr> |
| <tr class="memdesc:a364f4cc4a6eef60fb3476fd8fe6ff748"><td class="mdescLeft"> </td><td class="mdescRight">bit: 17 Disable return stack operation <a href="#a364f4cc4a6eef60fb3476fd8fe6ff748">More...</a><br/></td></tr> |
| <tr class="separator:a364f4cc4a6eef60fb3476fd8fe6ff748"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:ab74d59bda944b237ad561ab6b8d9e452"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionACTLR__Type.html#ad1a121373ae8df19f6d11bde3b3ba9c9">BTDIS</a>:1</td></tr> |
| <tr class="memdesc:ab74d59bda944b237ad561ab6b8d9e452"><td class="mdescLeft"> </td><td class="mdescRight">bit: 18 Disable indirect Branch Target Address Cache (BTAC) <a href="#ab74d59bda944b237ad561ab6b8d9e452">More...</a><br/></td></tr> |
| <tr class="separator:ab74d59bda944b237ad561ab6b8d9e452"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:aa4ff9dd0a9fba2327631b183b09203cb"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionACTLR__Type.html#a19e5f8f1a2ad8634619399b4eb50a449">DBDI</a>:1</td></tr> |
| <tr class="memdesc:aa4ff9dd0a9fba2327631b183b09203cb"><td class="mdescLeft"> </td><td class="mdescRight">bit: 28 Disable branch dual issue <a href="#aa4ff9dd0a9fba2327631b183b09203cb">More...</a><br/></td></tr> |
| <tr class="separator:aa4ff9dd0a9fba2327631b183b09203cb"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:ac953059faa3a1139f8787d87f58a875d"><td class="memItemLeft" valign="top">} </td><td class="memItemRight" valign="bottom"><a class="el" href="unionACTLR__Type.html#ac953059faa3a1139f8787d87f58a875d">b</a></td></tr> |
| <tr class="memdesc:ac953059faa3a1139f8787d87f58a875d"><td class="mdescLeft"> </td><td class="mdescRight">Structure used for bit access on Cortex-A5. <a href="#ac953059faa3a1139f8787d87f58a875d">More...</a><br/></td></tr> |
| <tr class="separator:ac953059faa3a1139f8787d87f58a875d"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:a94d750b9b337ce140b04d6e30e7a2ca2"><td class="memItemLeft" >struct {</td></tr> |
| <tr class="memitem:ae2aae6b9f3b12894f4a615c095a6a889"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionACTLR__Type.html#afa360e0c6bf79094d72bc78fac300149">SMP</a>:1</td></tr> |
| <tr class="memdesc:ae2aae6b9f3b12894f4a615c095a6a889"><td class="mdescLeft"> </td><td class="mdescRight">bit: 6 Enables coherent requests to the processor <a href="#ae2aae6b9f3b12894f4a615c095a6a889">More...</a><br/></td></tr> |
| <tr class="separator:ae2aae6b9f3b12894f4a615c095a6a889"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:a523e7c03812bc6962252e3a22022aa4c"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionACTLR__Type.html#acfabc61e73fb846970cd6541c5baf7d8">DODMBS</a>:1</td></tr> |
| <tr class="memdesc:a523e7c03812bc6962252e3a22022aa4c"><td class="mdescLeft"> </td><td class="mdescRight">bit: 10 Disable optimized data memory barrier behavior <a href="#a523e7c03812bc6962252e3a22022aa4c">More...</a><br/></td></tr> |
| <tr class="separator:a523e7c03812bc6962252e3a22022aa4c"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:add3dfd4a681eb6b3f88229f0bce6042f"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionACTLR__Type.html#a947f73d64ebde186b9416fd6dc66bc26">L2RADIS</a>:1</td></tr> |
| <tr class="memdesc:add3dfd4a681eb6b3f88229f0bce6042f"><td class="mdescLeft"> </td><td class="mdescRight">bit: 11 L2 Data Cache read-allocate mode disable <a href="#add3dfd4a681eb6b3f88229f0bce6042f">More...</a><br/></td></tr> |
| <tr class="separator:add3dfd4a681eb6b3f88229f0bce6042f"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:a0cb4299988efa4fc3364898111f834ff"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionACTLR__Type.html#a3800bdd7abfab1a51dcfa7069e245d65">L1RADIS</a>:1</td></tr> |
| <tr class="memdesc:a0cb4299988efa4fc3364898111f834ff"><td class="mdescLeft"> </td><td class="mdescRight">bit: 12 L1 Data Cache read-allocate mode disable <a href="#a0cb4299988efa4fc3364898111f834ff">More...</a><br/></td></tr> |
| <tr class="separator:a0cb4299988efa4fc3364898111f834ff"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:aec089f449dbf249eb34dba39c7198805"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionACTLR__Type.html#a5464ac7b26943d2cb868c154b0b1375c">L1PCTL</a>:2</td></tr> |
| <tr class="memdesc:aec089f449dbf249eb34dba39c7198805"><td class="mdescLeft"> </td><td class="mdescRight">bit:13..14 L1 Data prefetch control <a href="#aec089f449dbf249eb34dba39c7198805">More...</a><br/></td></tr> |
| <tr class="separator:aec089f449dbf249eb34dba39c7198805"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:a9254469bb22c156ff411e35ef0751121"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionACTLR__Type.html#a4fe04e95b26e089642bee6952f223f82">DDVM</a>:1</td></tr> |
| <tr class="memdesc:a9254469bb22c156ff411e35ef0751121"><td class="mdescLeft"> </td><td class="mdescRight">bit: 15 Disable Distributed Virtual Memory (DVM) transactions <a href="#a9254469bb22c156ff411e35ef0751121">More...</a><br/></td></tr> |
| <tr class="separator:a9254469bb22c156ff411e35ef0751121"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:ad3be842fda0aa2525ce4e9a151396403"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionACTLR__Type.html#ab938c32e10162d06ba6b02400e955e01">DDI</a>:1</td></tr> |
| <tr class="memdesc:ad3be842fda0aa2525ce4e9a151396403"><td class="mdescLeft"> </td><td class="mdescRight">bit: 28 Disable dual issue <a href="#ad3be842fda0aa2525ce4e9a151396403">More...</a><br/></td></tr> |
| <tr class="separator:ad3be842fda0aa2525ce4e9a151396403"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:a94d750b9b337ce140b04d6e30e7a2ca2"><td class="memItemLeft" valign="top">} </td><td class="memItemRight" valign="bottom"><a class="el" href="unionACTLR__Type.html#a94d750b9b337ce140b04d6e30e7a2ca2">b</a></td></tr> |
| <tr class="memdesc:a94d750b9b337ce140b04d6e30e7a2ca2"><td class="mdescLeft"> </td><td class="mdescRight">Structure used for bit access on Cortex-A7. <a href="#a94d750b9b337ce140b04d6e30e7a2ca2">More...</a><br/></td></tr> |
| <tr class="separator:a94d750b9b337ce140b04d6e30e7a2ca2"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:a5044f19ce5ae1f73dda07f7187e70923"><td class="memItemLeft" >struct {</td></tr> |
| <tr class="memitem:a5a318416ffc6404c2ba937554c5b869a"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionACTLR__Type.html#a55b8e4dd5312f32237dd023032618781">FW</a>:1</td></tr> |
| <tr class="memdesc:a5a318416ffc6404c2ba937554c5b869a"><td class="mdescLeft"> </td><td class="mdescRight">bit: 0 Cache and TLB maintenance broadcast <a href="#a5a318416ffc6404c2ba937554c5b869a">More...</a><br/></td></tr> |
| <tr class="separator:a5a318416ffc6404c2ba937554c5b869a"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:a697e277c2fd70cfbf4454224371f0a1f"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionACTLR__Type.html#aacb87aa6bf093e1ee956342e0cb5903e">L1PE</a>:1</td></tr> |
| <tr class="memdesc:a697e277c2fd70cfbf4454224371f0a1f"><td class="mdescLeft"> </td><td class="mdescRight">bit: 2 Dside prefetch <a href="#a697e277c2fd70cfbf4454224371f0a1f">More...</a><br/></td></tr> |
| <tr class="separator:a697e277c2fd70cfbf4454224371f0a1f"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:acadb7b00e0fa53eb081040f50a97b6be"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionACTLR__Type.html#a67e005f7741b6d46cf95d9c477efef36">WFLZM</a>:1</td></tr> |
| <tr class="memdesc:acadb7b00e0fa53eb081040f50a97b6be"><td class="mdescLeft"> </td><td class="mdescRight">bit: 3 Cache and TLB maintenance broadcast <a href="#acadb7b00e0fa53eb081040f50a97b6be">More...</a><br/></td></tr> |
| <tr class="separator:acadb7b00e0fa53eb081040f50a97b6be"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:a6972b588e58acb9aada88fd820eb883d"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionACTLR__Type.html#afa360e0c6bf79094d72bc78fac300149">SMP</a>:1</td></tr> |
| <tr class="memdesc:a6972b588e58acb9aada88fd820eb883d"><td class="mdescLeft"> </td><td class="mdescRight">bit: 6 Enables coherent requests to the processor <a href="#a6972b588e58acb9aada88fd820eb883d">More...</a><br/></td></tr> |
| <tr class="separator:a6972b588e58acb9aada88fd820eb883d"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:a2391993a4a3b7e476627de84650571a1"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionACTLR__Type.html#a10c6d649f67d6ca9029731fc44631e91">EXCL</a>:1</td></tr> |
| <tr class="memdesc:a2391993a4a3b7e476627de84650571a1"><td class="mdescLeft"> </td><td class="mdescRight">bit: 7 Exclusive L1/L2 cache control <a href="#a2391993a4a3b7e476627de84650571a1">More...</a><br/></td></tr> |
| <tr class="separator:a2391993a4a3b7e476627de84650571a1"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:ada7513bf16860a33ac99cce7f4eb2394"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionACTLR__Type.html#a3f235030777fe4e20477063df416b515">AOW</a>:1</td></tr> |
| <tr class="memdesc:ada7513bf16860a33ac99cce7f4eb2394"><td class="mdescLeft"> </td><td class="mdescRight">bit: 8 Enable allocation in one cache way only <a href="#ada7513bf16860a33ac99cce7f4eb2394">More...</a><br/></td></tr> |
| <tr class="separator:ada7513bf16860a33ac99cce7f4eb2394"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:aba098bbde24ff39c967d472b7c0c9f8a"><td class="memItemLeft" >   uint32_t   <a class="el" href="unionACTLR__Type.html#a6e8f053d01fb236cc7d002b04d93a19c">PARITY</a>:1</td></tr> |
| <tr class="memdesc:aba098bbde24ff39c967d472b7c0c9f8a"><td class="mdescLeft"> </td><td class="mdescRight">bit: 9 Support for parity checking, if implemented <a href="#aba098bbde24ff39c967d472b7c0c9f8a">More...</a><br/></td></tr> |
| <tr class="separator:aba098bbde24ff39c967d472b7c0c9f8a"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:a5044f19ce5ae1f73dda07f7187e70923"><td class="memItemLeft" valign="top">} </td><td class="memItemRight" valign="bottom"><a class="el" href="unionACTLR__Type.html#a5044f19ce5ae1f73dda07f7187e70923">b</a></td></tr> |
| <tr class="memdesc:a5044f19ce5ae1f73dda07f7187e70923"><td class="mdescLeft"> </td><td class="mdescRight">Structure used for bit access on Cortex-A9. <a href="#a5044f19ce5ae1f73dda07f7187e70923">More...</a><br/></td></tr> |
| <tr class="separator:a5044f19ce5ae1f73dda07f7187e70923"><td class="memSeparator" colspan="2"> </td></tr> |
| <tr class="memitem:ac65c09d839f8a78340c3b81d3bc90e4d"><td class="memItemLeft" align="right" valign="top">uint32_t </td><td class="memItemRight" valign="bottom"><a class="el" href="unionACTLR__Type.html#ac65c09d839f8a78340c3b81d3bc90e4d">w</a></td></tr> |
| <tr class="memdesc:ac65c09d839f8a78340c3b81d3bc90e4d"><td class="mdescLeft"> </td><td class="mdescRight">Type used for word access. <a href="#ac65c09d839f8a78340c3b81d3bc90e4d">More...</a><br/></td></tr> |
| <tr class="separator:ac65c09d839f8a78340c3b81d3bc90e4d"><td class="memSeparator" colspan="2"> </td></tr> |
| </table> |
| <h2 class="groupheader">Field Documentation</h2> |
| <a class="anchor" id="a3f235030777fe4e20477063df416b515"></a> |
| <div class="memitem"> |
| <div class="memproto"> |
| <table class="memname"> |
| <tr> |
| <td class="memname">uint32_t ACTLR_Type::AOW</td> |
| </tr> |
| </table> |
| </div><div class="memdoc"> |
| |
| </div> |
| </div> |
| <a class="anchor" id="ac953059faa3a1139f8787d87f58a875d"></a> |
| <div class="memitem"> |
| <div class="memproto"> |
| <table class="memname"> |
| <tr> |
| <td class="memname">struct { ... } ACTLR_Type::b</td> |
| </tr> |
| </table> |
| </div><div class="memdoc"> |
| |
| </div> |
| </div> |
| <a class="anchor" id="a94d750b9b337ce140b04d6e30e7a2ca2"></a> |
| <div class="memitem"> |
| <div class="memproto"> |
| <table class="memname"> |
| <tr> |
| <td class="memname">struct { ... } ACTLR_Type::b</td> |
| </tr> |
| </table> |
| </div><div class="memdoc"> |
| |
| </div> |
| </div> |
| <a class="anchor" id="a5044f19ce5ae1f73dda07f7187e70923"></a> |
| <div class="memitem"> |
| <div class="memproto"> |
| <table class="memname"> |
| <tr> |
| <td class="memname">struct { ... } ACTLR_Type::b</td> |
| </tr> |
| </table> |
| </div><div class="memdoc"> |
| |
| </div> |
| </div> |
| <a class="anchor" id="ac8ac735e3001442e581ae37e773b5929"></a> |
| <div class="memitem"> |
| <div class="memproto"> |
| <table class="memname"> |
| <tr> |
| <td class="memname">uint32_t ACTLR_Type::BP</td> |
| </tr> |
| </table> |
| </div><div class="memdoc"> |
| |
| </div> |
| </div> |
| <a class="anchor" id="ad1a121373ae8df19f6d11bde3b3ba9c9"></a> |
| <div class="memitem"> |
| <div class="memproto"> |
| <table class="memname"> |
| <tr> |
| <td class="memname">uint32_t ACTLR_Type::BTDIS</td> |
| </tr> |
| </table> |
| </div><div class="memdoc"> |
| |
| </div> |
| </div> |
| <a class="anchor" id="a19e5f8f1a2ad8634619399b4eb50a449"></a> |
| <div class="memitem"> |
| <div class="memproto"> |
| <table class="memname"> |
| <tr> |
| <td class="memname">uint32_t ACTLR_Type::DBDI</td> |
| </tr> |
| </table> |
| </div><div class="memdoc"> |
| |
| </div> |
| </div> |
| <a class="anchor" id="ab938c32e10162d06ba6b02400e955e01"></a> |
| <div class="memitem"> |
| <div class="memproto"> |
| <table class="memname"> |
| <tr> |
| <td class="memname">uint32_t ACTLR_Type::DDI</td> |
| </tr> |
| </table> |
| </div><div class="memdoc"> |
| |
| </div> |
| </div> |
| <a class="anchor" id="a4fe04e95b26e089642bee6952f223f82"></a> |
| <div class="memitem"> |
| <div class="memproto"> |
| <table class="memname"> |
| <tr> |
| <td class="memname">uint32_t ACTLR_Type::DDVM</td> |
| </tr> |
| </table> |
| </div><div class="memdoc"> |
| |
| </div> |
| </div> |
| <a class="anchor" id="acfabc61e73fb846970cd6541c5baf7d8"></a> |
| <div class="memitem"> |
| <div class="memproto"> |
| <table class="memname"> |
| <tr> |
| <td class="memname">uint32_t ACTLR_Type::DODMBS</td> |
| </tr> |
| </table> |
| </div><div class="memdoc"> |
| |
| </div> |
| </div> |
| <a class="anchor" id="ad8faaa57629f258c6eba678ba8efc9da"></a> |
| <div class="memitem"> |
| <div class="memproto"> |
| <table class="memname"> |
| <tr> |
| <td class="memname">uint32_t ACTLR_Type::DWBST</td> |
| </tr> |
| </table> |
| </div><div class="memdoc"> |
| |
| </div> |
| </div> |
| <a class="anchor" id="a10c6d649f67d6ca9029731fc44631e91"></a> |
| <div class="memitem"> |
| <div class="memproto"> |
| <table class="memname"> |
| <tr> |
| <td class="memname">uint32_t ACTLR_Type::EXCL</td> |
| </tr> |
| </table> |
| </div><div class="memdoc"> |
| |
| </div> |
| </div> |
| <a class="anchor" id="a55b8e4dd5312f32237dd023032618781"></a> |
| <div class="memitem"> |
| <div class="memproto"> |
| <table class="memname"> |
| <tr> |
| <td class="memname">uint32_t ACTLR_Type::FW</td> |
| </tr> |
| </table> |
| </div><div class="memdoc"> |
| |
| </div> |
| </div> |
| <a class="anchor" id="a5464ac7b26943d2cb868c154b0b1375c"></a> |
| <div class="memitem"> |
| <div class="memproto"> |
| <table class="memname"> |
| <tr> |
| <td class="memname">uint32_t ACTLR_Type::L1PCTL</td> |
| </tr> |
| </table> |
| </div><div class="memdoc"> |
| |
| </div> |
| </div> |
| <a class="anchor" id="aacb87aa6bf093e1ee956342e0cb5903e"></a> |
| <div class="memitem"> |
| <div class="memproto"> |
| <table class="memname"> |
| <tr> |
| <td class="memname">uint32_t ACTLR_Type::L1PE</td> |
| </tr> |
| </table> |
| </div><div class="memdoc"> |
| |
| </div> |
| </div> |
| <a class="anchor" id="a3800bdd7abfab1a51dcfa7069e245d65"></a> |
| <div class="memitem"> |
| <div class="memproto"> |
| <table class="memname"> |
| <tr> |
| <td class="memname">uint32_t ACTLR_Type::L1RADIS</td> |
| </tr> |
| </table> |
| </div><div class="memdoc"> |
| |
| </div> |
| </div> |
| <a class="anchor" id="a947f73d64ebde186b9416fd6dc66bc26"></a> |
| <div class="memitem"> |
| <div class="memproto"> |
| <table class="memname"> |
| <tr> |
| <td class="memname">uint32_t ACTLR_Type::L2RADIS</td> |
| </tr> |
| </table> |
| </div><div class="memdoc"> |
| |
| </div> |
| </div> |
| <a class="anchor" id="a6e8f053d01fb236cc7d002b04d93a19c"></a> |
| <div class="memitem"> |
| <div class="memproto"> |
| <table class="memname"> |
| <tr> |
| <td class="memname">uint32_t ACTLR_Type::PARITY</td> |
| </tr> |
| </table> |
| </div><div class="memdoc"> |
| |
| </div> |
| </div> |
| <a class="anchor" id="a7921e6e73e0841402a5519f09e6e2ef3"></a> |
| <div class="memitem"> |
| <div class="memproto"> |
| <table class="memname"> |
| <tr> |
| <td class="memname">uint32_t ACTLR_Type::RADIS</td> |
| </tr> |
| </table> |
| </div><div class="memdoc"> |
| |
| </div> |
| </div> |
| <a class="anchor" id="a91288f7320d267d76b4aad4adcf8cda3"></a> |
| <div class="memitem"> |
| <div class="memproto"> |
| <table class="memname"> |
| <tr> |
| <td class="memname">uint32_t ACTLR_Type::RSDIS</td> |
| </tr> |
| </table> |
| </div><div class="memdoc"> |
| |
| </div> |
| </div> |
| <a class="anchor" id="afa360e0c6bf79094d72bc78fac300149"></a> |
| <div class="memitem"> |
| <div class="memproto"> |
| <table class="memname"> |
| <tr> |
| <td class="memname">uint32_t ACTLR_Type::SMP</td> |
| </tr> |
| </table> |
| </div><div class="memdoc"> |
| |
| </div> |
| </div> |
| <a class="anchor" id="ac65c09d839f8a78340c3b81d3bc90e4d"></a> |
| <div class="memitem"> |
| <div class="memproto"> |
| <table class="memname"> |
| <tr> |
| <td class="memname">uint32_t ACTLR_Type::w</td> |
| </tr> |
| </table> |
| </div><div class="memdoc"> |
| |
| </div> |
| </div> |
| <a class="anchor" id="a67e005f7741b6d46cf95d9c477efef36"></a> |
| <div class="memitem"> |
| <div class="memproto"> |
| <table class="memname"> |
| <tr> |
| <td class="memname">uint32_t ACTLR_Type::WFLZM</td> |
| </tr> |
| </table> |
| </div><div class="memdoc"> |
| |
| </div> |
| </div> |
| </div><!-- contents --> |
| </div><!-- doc-content --> |
| <!-- start footer part --> |
| <div id="nav-path" class="navpath"><!-- id is needed for treeview function! --> |
| <ul> |
| <li class="navelem"><a class="el" href="unionACTLR__Type.html">ACTLR_Type</a></li> |
| <li class="footer">Generated on Wed Aug 1 2018 17:12:10 for CMSIS-Core (Cortex-A) by Arm Ltd. All rights reserved. |
| <!-- |
| <a href="http://www.doxygen.org/index.html"> |
| <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 |
| --> |
| </li> |
| </ul> |
| </div> |
| </body> |
| </html> |