boards : Add supoport for Microchip MEC2016 EVB ASSY 6797
This was tested with a the hello world application. UART 0 was used
as console for displaying "Hello World! mec2016evb_assy6797" to the
a serial terminal.
Signed-off-by: Francisco Munoz <francisco.munoz.ruiz@intel.com>
diff --git a/boards/arm/mec2016evb_assy6797/CMakeLists.txt b/boards/arm/mec2016evb_assy6797/CMakeLists.txt
new file mode 100644
index 0000000..17fd9d4
--- /dev/null
+++ b/boards/arm/mec2016evb_assy6797/CMakeLists.txt
@@ -0,0 +1,8 @@
+#
+# Copyright (c) 2019 Intel Corporation
+#
+# SPDX-License-Identifier: Apache-2.0
+#
+
+zephyr_library()
+zephyr_library_sources(pinmux.c)
diff --git a/boards/arm/mec2016evb_assy6797/Kconfig.board b/boards/arm/mec2016evb_assy6797/Kconfig.board
new file mode 100644
index 0000000..f0dafcd
--- /dev/null
+++ b/boards/arm/mec2016evb_assy6797/Kconfig.board
@@ -0,0 +1,9 @@
+#
+# Copyright (c) 2019, Intel Corporation
+#
+# SPDX-License-Identifier: Apache-2.0
+#
+
+config BOARD_MEC2016EVB_ASSY6797
+ bool "Microchip MEC2016 EVB ASSY 6797 Development board"
+ depends on SOC_MEC1701_QSZ
diff --git a/boards/arm/mec2016evb_assy6797/Kconfig.defconfig b/boards/arm/mec2016evb_assy6797/Kconfig.defconfig
new file mode 100644
index 0000000..4e46966
--- /dev/null
+++ b/boards/arm/mec2016evb_assy6797/Kconfig.defconfig
@@ -0,0 +1,18 @@
+#
+# Copyright (c) 2019 Intel Corporation
+#
+# SPDX-License-Identifier: Apache-2.0
+#
+if BOARD_MEC2016EVB_ASSY6797
+
+config BOARD
+ default "mec2016evb_assy6797"
+
+if UART_NS16550
+
+config UART_NS16550_PORT_0
+ def_bool y if UART_CONSOLE
+
+endif
+
+endif #BOARD_MEC2016EVB_ASSY6797
diff --git a/boards/arm/mec2016evb_assy6797/board.h b/boards/arm/mec2016evb_assy6797/board.h
new file mode 100644
index 0000000..39d984a
--- /dev/null
+++ b/boards/arm/mec2016evb_assy6797/board.h
@@ -0,0 +1,12 @@
+/*
+ * Copyright (c) 2015 Intel Corporation
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#ifndef __INC_BOARD_H
+#define __INC_BOARD_H
+
+#include <soc.h>
+
+#endif /* __INC_BOARD_H */
diff --git a/boards/arm/mec2016evb_assy6797/doc/mec2016evb_assy6797.jpg b/boards/arm/mec2016evb_assy6797/doc/mec2016evb_assy6797.jpg
new file mode 100644
index 0000000..9c25d89
--- /dev/null
+++ b/boards/arm/mec2016evb_assy6797/doc/mec2016evb_assy6797.jpg
Binary files differ
diff --git a/boards/arm/mec2016evb_assy6797/doc/mec2016evb_assy6797.rst b/boards/arm/mec2016evb_assy6797/doc/mec2016evb_assy6797.rst
new file mode 100644
index 0000000..4c66954
--- /dev/null
+++ b/boards/arm/mec2016evb_assy6797/doc/mec2016evb_assy6797.rst
@@ -0,0 +1,214 @@
+.. _mec2016evb_assy6797:
+
+MEC2616EVB_ASSY6797
+###################
+
+Overview
+********
+
+The MEC2016EVB_ASSY6797 kit is a development platform to evaluate the
+Microchip MEC1701X series microcontrollers. This board needs to be mated with
+part number MEC170X 144WFBA SOLDER DC ASSY 6801(cpu board) in order to operate.
+
+.. image:: mec2016evb_assy6797.jpg
+ :width: 500px
+ :align: center
+ :alt: MEC2016 EVB ASSY 6797
+
+Hardware
+********
+
+- MEC1701QC2SZ ARM Cortex-M4F Processor
+- 480 KB Ram and 64 KB boot Rom
+- 2 Microchip BC-Link Interconnection bus
+- Keyboard interface
+- ADC & GPIO headers
+- UART0 and UART1
+- FAN0, FAN1, FAN2 headers
+- FAN PWM interface
+- Jtag and Trace ports
+- PECI interface 3.0
+- I2C voltage translator
+- 10 SMBUS headers
+- 3 UDP I2C headers
+- VCI interface
+- 5 independent Hardware Driven PS/2 Ports
+- eSPI header
+- LPC sideband headers
+- 4 Breathing/Blinking LEDs
+- 2 Sockets for SPI NOR chips
+- One reset and VCC_PWRDGD pushbuttons
+
+For more information about the SOC please visit:
+
+- `MEC170x Reference Manual`_
+
+Supported Features
+==================
+
+The mec2016evb_assy6797 board configuration supports the following hardware
+features:
+
++-----------+------------+-------------------------------------+
+| Interface | Controller | Driver/Component |
++===========+============+=====================================+
+| NVIC | on-chip | nested vector interrupt controller |
++-----------+------------+-------------------------------------+
+| SYSTICK | on-chip | systick |
++-----------+------------+-------------------------------------+
+| UART | on-chip | serial port |
++-----------+------------+-------------------------------------+
+
+Other hardware features are not currently supported by Zephyr (at the moment)
+
+The default configuration can be found in the Kconfig file:
+
+ ``boards/arm/mec2016evb_assy6797/mec2016evb_assy6797_defconfig``
+
+
+Connections and IOs
+===================
+
+Microchip to provide the schematic for this board.
+
+System Clock
+============
+
+The MEC1701 MCU is configured to use the 48Mhz internal oscilator with the
+on-chip PLL to generate a resulting EC clock rate of 12 MHz. See Processor clock
+control register (chapter 4 in user manual)
+
+Serial Port
+===========
+
+UART0 is configured for serial logs.
+
+Jumper settings
+***************
+
+Please follow the jumper settings below to properly demo this
+board. Advanced users may deviate from this recomendation.
+
+Jump setting for MEC2016 EVB Assy 6797 Rev A1p0
+===============================================
+
+Power-related jumpers.
+
++-------+------+------+------+------+------+-------+-------+
+| JP31 | JP32 | JP35 | JP36 | JP49 | JP50 | JP54 | JP55 |
++=======+======+======+======+======+======+=======+=======+
+| 1-2 | 1-2 | 1-2 | 1-2 | 1-2 | 1-2 | 1-2 | 1-2 |
++-------+------+------+------+------+------+-------+-------+
+
++-------+-------+------+------+------+-------+
+| JP56 | JP57 | JP58 | JP60 | JP61 | JP102 |
++=======+=======+======+======+======+=======+
+| 1-2 | 1-2 | 1-2 | 1-2 | 1-2 | 2-3 |
++-------+-------+------+------+------+-------+
+
+These jumpers configure VCC Power good, nRESETI and JTAG_STRAP respectively.
+
++------------------+-----------+--------------+
+| JP1 | JP2 | JP51 |
+| (VCC Power good) | (nRESETI) | (JTAG_STRAP) |
++==================+===========+==============+
+| 1-2 | 1-2 | 2-3 |
++------------------+-----------+--------------+
+
+Each column of the following table illustrates how to enable UART0, JTAG,
+PVT SPI, SHD SPI and LED0-3 respectively.
+
++---------+--------+-----------+----------+---------+
+| JP27 | JP10 | JP34 | JP75 | JP68 |
+| (UART0) | (JTAG) | (PVT SPI) | (SHD SPI)| (LED0-3)|
++=========+========+===========+==========+=========+
+| 11-12 | 2-3 | 2-3 | 2-3 | 1-2 |
++---------+--------+-----------+----------+---------+
+| 8-9 | 5-6 | 5-6 | 5-6 | 3-4 |
++---------+--------+-----------+----------+---------+
+| | 8-9 | 8-9 | 8-9 | 5-6 |
++---------+--------+-----------+----------+---------+
+| | 11-12 | 11-12 | 11-12 | 7-8 |
++---------+--------+-----------+----------+---------+
+| | | 14-15 | 14-15 | |
++---------+--------+-----------+----------+---------+
+| | | 17-18 | 17-18 | |
++---------------------------------------------------+
+
+Jump settings for MEC170x 144WFBGA Socket DC Assy 6801 Rev B1p0
+===============================================================
+
+The jumper configuration explained above covers the base board. Now the CPU
+board requires the following settings.
+
++-------+-------+
+| JP1 | JP2 |
++=======+=======+
+| 1-2 | 2-3 |
++-------+-------+
+
+Programming and Debugging
+*************************
+
+This board comes with a Cortex ETM port which facilitates tracing and debugging
+using a single physical conection. In attidion, it comes with sockets for
+JTAG only sessions.
+
+Flashing
+========
+
+#. Connect the SPI Dongle ASSY 6791 to J36 (SPI dongle) in order to flash and
+ boot from SHD SPI NOR. Then proceed to flash using Dediprog SF100 or a
+ similar tool for flashing SPI chips. Remember that SPI MISO/MOSI are
+ swapped on dediprog headers!
+
+#. Run your favorite terminal program to listen for output. Under Linux the
+ terminal should be :code:`/dev/ttyACM0`. For example:
+
+ .. code-block:: console
+
+ $ minicom -D /dev/ttyACM0 -o
+
+ The -o option tells minicom not to send the modem initialization
+ string. Connection should be configured as follows:
+
+ - Speed: 115200
+ - Data: 8 bits
+ - Parity: None
+ - Stop bits: 1
+
+#. Connect the MEC2016EVB_ASSY_6797 board to your host computer using the
+ UART0 port. Then build :ref: `hello_world` application. It is important
+ to generate a binary with a new load address, for example do the following::
+
+ ${OBJCOPY} --change-addresses -0xb0000 -O binary -S ${in_elf} ${out_bin}
+
+ Once you obtain the binary, proceed to use the microchip tool mec2016_spi_gen
+ in order to create the final binary. This binary is what you need to flash
+ in your spi nor.
+
+ .. zephyr-app-commands::
+ :zephyr-app: samples/hello_world
+ :board: mec2016evb_assy6797
+ :goals: build flash
+
+ You should see "Hello World! mec2016evb_assy6797" in your terminal.
+
+Debugging
+=========
+
+You can debug an application in the usual way. Here is an example for the
+:ref:`hello_world` application.
+
+.. zephyr-app-commands::
+ :zephyr-app: samples/hello_world
+ :board: mec2016evb_assy6797
+ :maybe-skip-config:
+ :goals: debug
+
+References
+**********
+.. target-notes::
+
+.. _MEC170x Reference Manual:
+ http://ww1.microchip.com/downloads/en/DeviceDoc/MEC170x-Data-Sheet-DS00002206D.pdf
diff --git a/boards/arm/mec2016evb_assy6797/mec2016evb_assy6797.dts b/boards/arm/mec2016evb_assy6797/mec2016evb_assy6797.dts
new file mode 100644
index 0000000..8f34cc6
--- /dev/null
+++ b/boards/arm/mec2016evb_assy6797/mec2016evb_assy6797.dts
@@ -0,0 +1,25 @@
+/*
+ * Copyright (c) 2018, Intel Corporation
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/dts-v1/;
+
+#include <microchip/mec1701qsz.dtsi>
+
+/ {
+ model = "Microchip MEC2016EVB_ASSY6797 evaluation board";
+ compatible = "microchip,mec2016evb_assy679", "microchip,mec1701qsz";
+
+ chosen {
+ zephyr,sram = &sram0;
+ zephyr,console = &uart0;
+ zephyr,flash = &flash0;
+ };
+};
+
+&uart0 {
+ status = "ok";
+ current-speed = <115200>;
+};
diff --git a/boards/arm/mec2016evb_assy6797/mec2016evb_assy6797.yaml b/boards/arm/mec2016evb_assy6797/mec2016evb_assy6797.yaml
new file mode 100644
index 0000000..127dc49
--- /dev/null
+++ b/boards/arm/mec2016evb_assy6797/mec2016evb_assy6797.yaml
@@ -0,0 +1,15 @@
+#
+# Copyright (c) 2019, Intel Corporation
+#
+# SPDX-License-Identifier: Apache-2.0
+#
+
+identifier: mec2016evb_assy6797
+name: MEC2016 EVB ASSY 6797
+type: mcu
+arch: arm
+toolchain:
+ - zephyr
+ - gnuarmemb
+ram: 64
+flash: 416
diff --git a/boards/arm/mec2016evb_assy6797/mec2016evb_assy6797_defconfig b/boards/arm/mec2016evb_assy6797/mec2016evb_assy6797_defconfig
new file mode 100644
index 0000000..6508cf0
--- /dev/null
+++ b/boards/arm/mec2016evb_assy6797/mec2016evb_assy6797_defconfig
@@ -0,0 +1,16 @@
+#
+# Copyright (c) 2019, Intel Corporation
+#
+# SPDX-License-Identifier: Apache-2.0
+#
+
+CONFIG_ARM=y
+CONFIG_SOC_MEC1701_QSZ=y
+CONFIG_SOC_SERIES_MEC1701X=y
+CONFIG_BOARD_MEC2016EVB_ASSY6797=y
+CONFIG_CORTEX_M_SYSTICK=y
+CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=48000000
+
+CONFIG_CONSOLE=y
+CONFIG_UART_CONSOLE=y
+CONFIG_SERIAL=y
diff --git a/boards/arm/mec2016evb_assy6797/pinmux.c b/boards/arm/mec2016evb_assy6797/pinmux.c
new file mode 100644
index 0000000..4d29276
--- /dev/null
+++ b/boards/arm/mec2016evb_assy6797/pinmux.c
@@ -0,0 +1,39 @@
+/*
+ * Copyright (c) 2018 Intel Corporation
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <device.h>
+#include <init.h>
+#include <kernel.h>
+
+#include "soc.h"
+
+static int board_pinmux_init(struct device *dev)
+{
+ ARG_UNUSED(dev);
+
+ /* See table 2-4 from the Data sheet*/
+#ifdef CONFIG_UART_NS16550_PORT_0
+ /* Set muxing, for UART 0 and power up */
+ PCR_INST->CLK_REQ_2_b.UART_0_CLK_REQ = 1;
+ UART0_INST->CONFIG = 0;
+ UART0_INST->ACTIVATE = 1;
+ GPIO_100_137_INST->GPIO_104_PIN_CONTROL_b.MUX_CONTROL = 1;
+ GPIO_100_137_INST->GPIO_105_PIN_CONTROL_b.MUX_CONTROL = 1;
+#endif
+
+#ifdef CONFIG_UART_NS16550_PORT_1
+ /* Set muxing, for UART 1 and power up */
+ PCR_INST->CLK_REQ_2_b.UART_1_CLK_REQ = 1;
+ UART1_INST->CONFIG = 0;
+ UART1_INST->ACTIVATE = 1;
+ GPIO_140_176_INST->GPIO_170_PIN_CONTROL_b.MUX_CONTROL = 2;
+ GPIO_140_176_INST->GPIO_171_PIN_CONTROL_b.MUX_CONTROL = 2;
+ GPIO_100_137_INST->GPIO_113_PIN_CONTROL_b.GPIO_DIRECTION = 1;
+#endif
+ return 0;
+}
+
+SYS_INIT(board_pinmux_init, PRE_KERNEL_1, CONFIG_KERNEL_INIT_PRIORITY_DEFAULT);
