################################################################ | |
# This is a generated script based on design: base_microblaze_design | |
# | |
# Though there are limitations about the generated script, | |
# the main purpose of this utility is to make learning | |
# IP Integrator Tcl commands easier. | |
################################################################ | |
################################################################ | |
# Check if script is running in correct Vivado version. | |
################################################################ | |
set scripts_vivado_version 2014.4 | |
set current_vivado_version [version -short] | |
if { [string first $scripts_vivado_version $current_vivado_version] == -1 } { | |
puts "" | |
puts "ERROR: This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script." | |
return 1 | |
} | |
################################################################ | |
# START | |
################################################################ | |
# To test this script, run the following commands from Vivado Tcl console: | |
# source base_microblaze_design_script.tcl | |
# If you do not already have a project created, | |
# you can create a project using the following command: | |
# create_project project_1 myproj -part xc7k325tffg900-2 | |
# set_property BOARD_PART xilinx.com:kc705:part0:1.1 [current_project] | |
# CHANGE DESIGN NAME HERE | |
set design_name base_microblaze_design | |
# If you do not already have an existing IP Integrator design open, | |
# you can create a design using the following command: | |
# create_bd_design $design_name | |
# CHECKING IF PROJECT EXISTS | |
if { [get_projects -quiet] eq "" } { | |
puts "ERROR: Please open or create a project!" | |
return 1 | |
} | |
# Creating design if needed | |
set errMsg "" | |
set nRet 0 | |
set cur_design [current_bd_design -quiet] | |
set list_cells [get_bd_cells -quiet] | |
if { ${design_name} eq "" } { | |
# USE CASES: | |
# 1) Design_name not set | |
set errMsg "ERROR: Please set the variable <design_name> to a non-empty value." | |
set nRet 1 | |
} elseif { ${cur_design} ne "" && ${list_cells} eq "" } { | |
# USE CASES: | |
# 2): Current design opened AND is empty AND names same. | |
# 3): Current design opened AND is empty AND names diff; design_name NOT in project. | |
# 4): Current design opened AND is empty AND names diff; design_name exists in project. | |
if { $cur_design ne $design_name } { | |
puts "INFO: Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty." | |
set design_name [get_property NAME $cur_design] | |
} | |
puts "INFO: Constructing design in IPI design <$cur_design>..." | |
} elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } { | |
# USE CASES: | |
# 5) Current design opened AND has components AND same names. | |
set errMsg "ERROR: Design <$design_name> already exists in your project, please set the variable <design_name> to another value." | |
set nRet 1 | |
} elseif { [get_files -quiet ${design_name}.bd] ne "" } { | |
# USE CASES: | |
# 6) Current opened design, has components, but diff names, design_name exists in project. | |
# 7) No opened design, design_name exists in project. | |
set errMsg "ERROR: Design <$design_name> already exists in your project, please set the variable <design_name> to another value." | |
set nRet 2 | |
} else { | |
# USE CASES: | |
# 8) No opened design, design_name not in project. | |
# 9) Current opened design, has components, but diff names, design_name not in project. | |
puts "INFO: Currently there is no design <$design_name> in project, so creating one..." | |
create_bd_design $design_name | |
puts "INFO: Making design <$design_name> as current_bd_design." | |
current_bd_design $design_name | |
} | |
puts "INFO: Currently the variable <design_name> is equal to \"$design_name\"." | |
if { $nRet != 0 } { | |
puts $errMsg | |
return $nRet | |
} | |
################################################################## | |
# DESIGN PROCs | |
################################################################## | |
# Hierarchical cell: microblaze_0_local_memory | |
proc create_hier_cell_microblaze_0_local_memory { parentCell nameHier } { | |
if { $parentCell eq "" || $nameHier eq "" } { | |
puts "ERROR: create_hier_cell_microblaze_0_local_memory() - Empty argument(s)!" | |
return | |
} | |
# Get object for parentCell | |
set parentObj [get_bd_cells $parentCell] | |
if { $parentObj == "" } { | |
puts "ERROR: Unable to find parent cell <$parentCell>!" | |
return | |
} | |
# Make sure parentObj is hier blk | |
set parentType [get_property TYPE $parentObj] | |
if { $parentType ne "hier" } { | |
puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>." | |
return | |
} | |
# Save current instance; Restore later | |
set oldCurInst [current_bd_instance .] | |
# Set parent object as current | |
current_bd_instance $parentObj | |
# Create cell and set as current instance | |
set hier_obj [create_bd_cell -type hier $nameHier] | |
current_bd_instance $hier_obj | |
# Create interface pins | |
create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 DLMB | |
create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 ILMB | |
# Create pins | |
create_bd_pin -dir I -type clk LMB_Clk | |
create_bd_pin -dir I -from 0 -to 0 -type rst LMB_Rst | |
# Create instance: dlmb_bram_if_cntlr, and set properties | |
set dlmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr ] | |
set_property -dict [ list CONFIG.C_ECC {0} ] $dlmb_bram_if_cntlr | |
# Create instance: dlmb_v10, and set properties | |
set dlmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 ] | |
# Create instance: ilmb_bram_if_cntlr, and set properties | |
set ilmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr ] | |
set_property -dict [ list CONFIG.C_ECC {0} ] $ilmb_bram_if_cntlr | |
# Create instance: ilmb_v10, and set properties | |
set ilmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 ] | |
# Create instance: lmb_bram, and set properties | |
set lmb_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.2 lmb_bram ] | |
set_property -dict [ list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.use_bram_block {BRAM_Controller} ] $lmb_bram | |
# Create interface connections | |
connect_bd_intf_net -intf_net microblaze_0_dlmb [get_bd_intf_pins DLMB] [get_bd_intf_pins dlmb_v10/LMB_M] | |
connect_bd_intf_net -intf_net microblaze_0_dlmb_bus [get_bd_intf_pins dlmb_bram_if_cntlr/SLMB] [get_bd_intf_pins dlmb_v10/LMB_Sl_0] | |
connect_bd_intf_net -intf_net microblaze_0_dlmb_cntlr [get_bd_intf_pins dlmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTA] | |
connect_bd_intf_net -intf_net microblaze_0_ilmb [get_bd_intf_pins ILMB] [get_bd_intf_pins ilmb_v10/LMB_M] | |
connect_bd_intf_net -intf_net microblaze_0_ilmb_bus [get_bd_intf_pins ilmb_bram_if_cntlr/SLMB] [get_bd_intf_pins ilmb_v10/LMB_Sl_0] | |
connect_bd_intf_net -intf_net microblaze_0_ilmb_cntlr [get_bd_intf_pins ilmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTB] | |
# Create port connections | |
connect_bd_net -net microblaze_0_Clk [get_bd_pins LMB_Clk] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk] | |
connect_bd_net -net microblaze_0_LMB_Rst [get_bd_pins LMB_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst] | |
# Restore current instance | |
current_bd_instance $oldCurInst | |
} | |
# Procedure to create entire design; Provide argument to make | |
# procedure reusable. If parentCell is "", will use root. | |
proc create_root_design { parentCell } { | |
if { $parentCell eq "" } { | |
set parentCell [get_bd_cells /] | |
} | |
# Get object for parentCell | |
set parentObj [get_bd_cells $parentCell] | |
if { $parentObj == "" } { | |
puts "ERROR: Unable to find parent cell <$parentCell>!" | |
return | |
} | |
# Make sure parentObj is hier blk | |
set parentType [get_property TYPE $parentObj] | |
if { $parentType ne "hier" } { | |
puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>." | |
return | |
} | |
# Save current instance; Restore later | |
set oldCurInst [current_bd_instance .] | |
# Set parent object as current | |
current_bd_instance $parentObj | |
# Create interface ports | |
set ddr3_sdram [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr3_sdram ] | |
set led_8bits [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 led_8bits ] | |
set mdio_mdc [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 mdio_mdc ] | |
set mii [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mii_rtl:1.0 mii ] | |
set rs232_uart [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 rs232_uart ] | |
set sys_diff_clock [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 sys_diff_clock ] | |
# Create ports | |
set reset [ create_bd_port -dir I -type rst reset ] | |
set_property -dict [ list CONFIG.POLARITY {ACTIVE_HIGH} ] $reset | |
# Create instance: axi_ethernetlite_0, and set properties | |
set axi_ethernetlite_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_ethernetlite:3.0 axi_ethernetlite_0 ] | |
set_property -dict [ list CONFIG.MDIO_BOARD_INTERFACE {mdio_mdc} CONFIG.MII_BOARD_INTERFACE {mii} CONFIG.USE_BOARD_FLOW {true} ] $axi_ethernetlite_0 | |
# Create instance: axi_gpio_0, and set properties | |
set axi_gpio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 ] | |
set_property -dict [ list CONFIG.GPIO_BOARD_INTERFACE {led_8bits} CONFIG.USE_BOARD_FLOW {true} ] $axi_gpio_0 | |
# Create instance: axi_intc_0, and set properties | |
set axi_intc_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0 ] | |
# Create instance: axi_mem_intercon, and set properties | |
set axi_mem_intercon [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_mem_intercon ] | |
set_property -dict [ list CONFIG.NUM_MI {1} CONFIG.NUM_SI {2} ] $axi_mem_intercon | |
# Create instance: axi_timer_0, and set properties | |
set axi_timer_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0 ] | |
# Create instance: axi_uartlite_0, and set properties | |
set axi_uartlite_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0 ] | |
set_property -dict [ list CONFIG.C_BAUDRATE {115200} CONFIG.UARTLITE_BOARD_INTERFACE {rs232_uart} CONFIG.USE_BOARD_FLOW {true} ] $axi_uartlite_0 | |
# Create instance: mdm_1, and set properties | |
set mdm_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1 ] | |
# Create instance: microblaze_0, and set properties | |
set microblaze_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:9.4 microblaze_0 ] | |
set_property -dict [ list CONFIG.C_CACHE_BYTE_SIZE {32768} \ | |
CONFIG.C_DCACHE_BYTE_SIZE {32768} CONFIG.C_DCACHE_LINE_LEN {8} \ | |
CONFIG.C_DCACHE_USE_WRITEBACK {1} CONFIG.C_DCACHE_VICTIMS {8} \ | |
CONFIG.C_DEBUG_ENABLED {1} CONFIG.C_DIV_ZERO_EXCEPTION {1} \ | |
CONFIG.C_D_AXI {1} CONFIG.C_D_LMB {1} \ | |
CONFIG.C_FPU_EXCEPTION {1} CONFIG.C_ICACHE_LINE_LEN {8} \ | |
CONFIG.C_ICACHE_STREAMS {1} CONFIG.C_ICACHE_VICTIMS {8} \ | |
CONFIG.C_ILL_OPCODE_EXCEPTION {1} CONFIG.C_I_LMB {1} \ | |
CONFIG.C_M_AXI_D_BUS_EXCEPTION {1} CONFIG.C_M_AXI_I_BUS_EXCEPTION {1} \ | |
CONFIG.C_NUMBER_OF_PC_BRK {8} CONFIG.C_NUMBER_OF_RD_ADDR_BRK {2} \ | |
CONFIG.C_NUMBER_OF_WR_ADDR_BRK {2} CONFIG.C_OPCODE_0x0_ILLEGAL {1} \ | |
CONFIG.C_TRACE {1} CONFIG.C_UNALIGNED_EXCEPTIONS {1} \ | |
CONFIG.C_USE_BARREL {1} CONFIG.C_USE_BRANCH_TARGET_CACHE {1} \ | |
CONFIG.C_USE_DCACHE {1} CONFIG.C_USE_DIV {1} \ | |
CONFIG.C_USE_FPU {2} CONFIG.C_USE_HW_MUL {2} \ | |
CONFIG.C_USE_ICACHE {1} CONFIG.C_USE_MSR_INSTR {1} \ | |
CONFIG.C_USE_PCMP_INSTR {1} CONFIG.C_USE_REORDER_INSTR {1} \ | |
CONFIG.C_USE_STACK_PROTECTION {1} CONFIG.G_TEMPLATE_LIST {2} \ | |
CONFIG.G_USE_EXCEPTIONS {1} ] $microblaze_0 | |
# Create instance: microblaze_0_axi_periph, and set properties | |
set microblaze_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph ] | |
set_property -dict [ list CONFIG.NUM_MI {5} CONFIG.NUM_SI {1} ] $microblaze_0_axi_periph | |
# Create instance: microblaze_0_local_memory | |
create_hier_cell_microblaze_0_local_memory [current_bd_instance .] microblaze_0_local_memory | |
# Create instance: mig_7series_0, and set properties | |
set mig_7series_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:2.3 mig_7series_0 ] | |
set_property -dict [ list CONFIG.BOARD_MIG_PARAM {ddr3_sdram} CONFIG.RESET_BOARD_INTERFACE {reset} ] $mig_7series_0 | |
# Create instance: rst_clk_wiz_1_100M, and set properties | |
set rst_clk_wiz_1_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_1_100M ] | |
set_property -dict [ list CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.USE_BOARD_FLOW {true} ] $rst_clk_wiz_1_100M | |
# Create instance: xlconcat_0, and set properties | |
set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ] | |
set_property -dict [ list CONFIG.NUM_PORTS {3} ] $xlconcat_0 | |
# Create interface connections | |
connect_bd_intf_net -intf_net SYS_CLK_1 [get_bd_intf_ports sys_diff_clock] [get_bd_intf_pins mig_7series_0/SYS_CLK] | |
connect_bd_intf_net -intf_net axi_ethernetlite_0_MDIO [get_bd_intf_ports mdio_mdc] [get_bd_intf_pins axi_ethernetlite_0/MDIO] | |
connect_bd_intf_net -intf_net axi_ethernetlite_0_MII [get_bd_intf_ports mii] [get_bd_intf_pins axi_ethernetlite_0/MII] | |
connect_bd_intf_net -intf_net axi_gpio_0_GPIO [get_bd_intf_ports led_8bits] [get_bd_intf_pins axi_gpio_0/GPIO] | |
connect_bd_intf_net -intf_net axi_intc_0_interrupt [get_bd_intf_pins axi_intc_0/interrupt] [get_bd_intf_pins microblaze_0/INTERRUPT] | |
connect_bd_intf_net -intf_net axi_mem_intercon_M00_AXI [get_bd_intf_pins axi_mem_intercon/M00_AXI] [get_bd_intf_pins mig_7series_0/S_AXI] | |
connect_bd_intf_net -intf_net axi_uartlite_0_UART [get_bd_intf_ports rs232_uart] [get_bd_intf_pins axi_uartlite_0/UART] | |
connect_bd_intf_net -intf_net microblaze_0_M_AXI_DC [get_bd_intf_pins axi_mem_intercon/S00_AXI] [get_bd_intf_pins microblaze_0/M_AXI_DC] | |
connect_bd_intf_net -intf_net microblaze_0_M_AXI_DP [get_bd_intf_pins microblaze_0/M_AXI_DP] [get_bd_intf_pins microblaze_0_axi_periph/S00_AXI] | |
connect_bd_intf_net -intf_net microblaze_0_M_AXI_IC [get_bd_intf_pins axi_mem_intercon/S01_AXI] [get_bd_intf_pins microblaze_0/M_AXI_IC] | |
connect_bd_intf_net -intf_net microblaze_0_axi_periph_M00_AXI [get_bd_intf_pins axi_uartlite_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M00_AXI] | |
connect_bd_intf_net -intf_net microblaze_0_axi_periph_M01_AXI [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M01_AXI] | |
connect_bd_intf_net -intf_net microblaze_0_axi_periph_M02_AXI [get_bd_intf_pins axi_timer_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M02_AXI] | |
connect_bd_intf_net -intf_net microblaze_0_axi_periph_M03_AXI [get_bd_intf_pins axi_intc_0/s_axi] [get_bd_intf_pins microblaze_0_axi_periph/M03_AXI] | |
connect_bd_intf_net -intf_net microblaze_0_axi_periph_M04_AXI [get_bd_intf_pins axi_ethernetlite_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M04_AXI] | |
connect_bd_intf_net -intf_net microblaze_0_debug [get_bd_intf_pins mdm_1/MBDEBUG_0] [get_bd_intf_pins microblaze_0/DEBUG] | |
connect_bd_intf_net -intf_net microblaze_0_dlmb_1 [get_bd_intf_pins microblaze_0/DLMB] [get_bd_intf_pins microblaze_0_local_memory/DLMB] | |
connect_bd_intf_net -intf_net microblaze_0_ilmb_1 [get_bd_intf_pins microblaze_0/ILMB] [get_bd_intf_pins microblaze_0_local_memory/ILMB] | |
connect_bd_intf_net -intf_net mig_7series_0_DDR3 [get_bd_intf_ports ddr3_sdram] [get_bd_intf_pins mig_7series_0/DDR3] | |
# Create port connections | |
connect_bd_net -net axi_ethernetlite_0_ip2intc_irpt [get_bd_pins axi_ethernetlite_0/ip2intc_irpt] [get_bd_pins xlconcat_0/In2] | |
connect_bd_net -net axi_timer_0_interrupt [get_bd_pins axi_timer_0/interrupt] [get_bd_pins xlconcat_0/In0] | |
connect_bd_net -net axi_uartlite_0_interrupt [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins xlconcat_0/In1] | |
connect_bd_net -net mdm_1_debug_sys_rst [get_bd_pins mdm_1/Debug_SYS_Rst] [get_bd_pins rst_clk_wiz_1_100M/mb_debug_sys_rst] | |
connect_bd_net -net microblaze_0_Clk [get_bd_pins axi_ethernetlite_0/s_axi_aclk] [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins axi_intc_0/s_axi_aclk] [get_bd_pins axi_mem_intercon/ACLK] [get_bd_pins axi_mem_intercon/M00_ACLK] [get_bd_pins axi_mem_intercon/S00_ACLK] [get_bd_pins axi_mem_intercon/S01_ACLK] [get_bd_pins axi_timer_0/s_axi_aclk] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/LMB_Clk] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_clk_wiz_1_100M/slowest_sync_clk] | |
connect_bd_net -net mig_7series_0_mmcm_locked [get_bd_pins mig_7series_0/mmcm_locked] [get_bd_pins rst_clk_wiz_1_100M/dcm_locked] | |
connect_bd_net -net mig_7series_0_ui_clk_sync_rst [get_bd_pins mig_7series_0/ui_clk_sync_rst] [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in] | |
connect_bd_net -net reset_1 [get_bd_ports reset] [get_bd_pins mig_7series_0/sys_rst] | |
connect_bd_net -net rst_clk_wiz_1_100M_bus_struct_reset [get_bd_pins microblaze_0_local_memory/LMB_Rst] [get_bd_pins rst_clk_wiz_1_100M/bus_struct_reset] | |
connect_bd_net -net rst_clk_wiz_1_100M_interconnect_aresetn [get_bd_pins axi_mem_intercon/ARESETN] [get_bd_pins microblaze_0_axi_periph/ARESETN] [get_bd_pins rst_clk_wiz_1_100M/interconnect_aresetn] | |
connect_bd_net -net rst_clk_wiz_1_100M_mb_reset [get_bd_pins microblaze_0/Reset] [get_bd_pins rst_clk_wiz_1_100M/mb_reset] | |
connect_bd_net -net rst_clk_wiz_1_100M_peripheral_aresetn [get_bd_pins axi_ethernetlite_0/s_axi_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins axi_intc_0/s_axi_aresetn] [get_bd_pins axi_mem_intercon/M00_ARESETN] [get_bd_pins axi_mem_intercon/S00_ARESETN] [get_bd_pins axi_mem_intercon/S01_ARESETN] [get_bd_pins axi_timer_0/s_axi_aresetn] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn] | |
connect_bd_net -net xlconcat_0_dout [get_bd_pins axi_intc_0/intr] [get_bd_pins xlconcat_0/dout] | |
# Create address segments | |
create_bd_addr_seg -range 0x10000 -offset 0x40E00000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_ethernetlite_0/S_AXI/Reg] SEG_axi_ethernetlite_0_Reg | |
create_bd_addr_seg -range 0x10000 -offset 0x40000000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] SEG_axi_gpio_0_Reg | |
create_bd_addr_seg -range 0x10000 -offset 0x41200000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_intc_0/s_axi/Reg] SEG_axi_intc_0_Reg | |
create_bd_addr_seg -range 0x10000 -offset 0x41C00000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_timer_0/S_AXI/Reg] SEG_axi_timer_0_Reg | |
create_bd_addr_seg -range 0x10000 -offset 0x40600000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_uartlite_0/S_AXI/Reg] SEG_axi_uartlite_0_Reg | |
create_bd_addr_seg -range 0x40000 -offset 0x0 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] SEG_dlmb_bram_if_cntlr_Mem | |
create_bd_addr_seg -range 0x40000 -offset 0x0 [get_bd_addr_spaces microblaze_0/Instruction] [get_bd_addr_segs microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem] SEG_ilmb_bram_if_cntlr_Mem | |
create_bd_addr_seg -range 0x40000000 -offset 0x80000000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr | |
create_bd_addr_seg -range 0x40000000 -offset 0x80000000 [get_bd_addr_spaces microblaze_0/Instruction] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr | |
# Restore current instance | |
current_bd_instance $oldCurInst | |
save_bd_design | |
} | |
# End of create_root_design() | |
################################################################## | |
# MAIN FLOW | |
################################################################## | |
create_root_design "" | |