blob: ddb5b0c5b75153c702845a830b939087cd973f9d [file] [log] [blame]
/*
* Copyright (c) 2017 Justin Watson
*
* SPDX-License-Identifier: Apache-2.0
*/
#include <arm/armv7-m.dtsi>
/ {
cpus {
#address-cells = <1>;
#size-cells = <0>;
cpu@0 {
device_type = "cpu";
compatible = "arm,cortex-m4";
reg = <0>;
};
};
sram0: memory@20100000 {
device_type = "memory";
compatible = "mmio-sram";
reg = <0x20100000 0x20000>;
};
flash0: flash@400000 {
reg = <0x00400000 0x100000>;
};
soc {
uart0: uart@400E0600 {
compatible = "atmel,sam-uart";
reg = <0x400E0600 0x200>;
interrupts = <8 0>;
status = "disabled";
label = "UART_0";
};
uart1: uart@400E0800 {
compatible = "atmel,sam-uart";
reg = <0x400E0800 0x200>;
interrupts = <9 0>;
status = "disabled";
label = "UART_1";
};
usart0: usart@40024000 {
compatible = "atmel,sam-usart";
reg = <0x40024000 0x130>;
interrupts = <14 0>;
status = "disabled";
label = "USART_0";
};
usart1: usart@40028000 {
compatible = "atmel,sam-usart";
reg = <0x40028000 0x130>;
interrupts = <15 0>;
status = "disabled";
label = "USART_1";
};
};
};
&nvic {
arm,num-irq-priority-bits = <4>;
};