| /* |
| * Copyright (c) 2021 The Chromium OS Authors |
| * Copyright (c) 2021 Linaro Limited |
| * |
| * SPDX-License-Identifier: Apache-2.0 |
| */ |
| |
| |
| #include <arm/armv8-m.dtsi> |
| #include <zephyr/dt-bindings/clock/stm32u5_clock.h> |
| #include <zephyr/dt-bindings/gpio/gpio.h> |
| #include <zephyr/dt-bindings/i2c/i2c.h> |
| #include <zephyr/dt-bindings/flash_controller/ospi.h> |
| #include <freq.h> |
| |
| / { |
| chosen { |
| zephyr,entropy = &rng; |
| zephyr,flash-controller = &flash; |
| }; |
| |
| cpus { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| |
| cpu0: cpu@0 { |
| device_type = "cpu"; |
| compatible = "arm,cortex-m33"; |
| reg = <0>; |
| #address-cells = <1>; |
| #size-cells = <1>; |
| |
| mpu: mpu@e000ed90 { |
| compatible = "arm,armv8m-mpu"; |
| reg = <0xe000ed90 0x40>; |
| arm,num-mpu-regions = <8>; |
| }; |
| }; |
| }; |
| |
| sram0: memory@20000000 { |
| compatible = "mmio-sram"; |
| }; |
| |
| clocks { |
| clk_hse: clk-hse { |
| #clock-cells = <0>; |
| compatible = "st,stm32-hse-clock"; |
| status = "disabled"; |
| }; |
| |
| clk_hsi: clk-hsi { |
| #clock-cells = <0>; |
| compatible = "fixed-clock"; |
| clock-frequency = <DT_FREQ_M(16)>; |
| status = "disabled"; |
| }; |
| |
| clk_msis: clk-msis { |
| #clock-cells = <0>; |
| compatible = "st,stm32u5-msi-clock"; |
| msi-range = <4>; /* 4MHz (reset value) */ |
| status = "disabled"; |
| }; |
| |
| clk_msik: clk-msik { |
| #clock-cells = <0>; |
| compatible = "st,stm32u5-msi-clock"; |
| msi-range = <4>; /* 4MHz (reset value) */ |
| status = "disabled"; |
| }; |
| |
| clk_lse: clk-lse { |
| #clock-cells = <0>; |
| compatible = "st,stm32-lse-clock"; |
| clock-frequency = <32768>; |
| driving-capability = <0>; |
| status = "disabled"; |
| }; |
| |
| clk_lsi: clk-lsi { |
| #clock-cells = <0>; |
| compatible = "fixed-clock"; |
| clock-frequency = <DT_FREQ_K(32)>; |
| status = "disabled"; |
| }; |
| |
| pll1: pll: pll { |
| #clock-cells = <0>; |
| compatible = "st,stm32u5-pll-clock"; |
| status = "disabled"; |
| }; |
| }; |
| |
| soc { |
| flash: flash-controller@40022000 { |
| compatible = "st,stm32-flash-controller", "st,stm32u5-flash-controller"; |
| label = "FLASH_CTRL"; |
| reg = <0x40022000 0x400>; |
| interrupts = <6 0>; |
| |
| #address-cells = <1>; |
| #size-cells = <1>; |
| |
| flash0: flash@8000000 { |
| compatible = "st,stm32-nv-flash", "soc-nv-flash"; |
| label = "FLASH_STM32"; |
| |
| write-block-size = <16>; |
| erase-block-size = <8192>; |
| /* maximum erase time(ms) for a 8K sector */ |
| max-erase-time = <5>; |
| }; |
| }; |
| |
| rcc: rcc@46020c00 { |
| compatible = "st,stm32u5-rcc"; |
| clocks-controller; |
| #clock-cells = <2>; |
| reg = <0x46020c00 0x400>; |
| }; |
| |
| exti: interrupt-controller@46022000 { |
| compatible = "st,stm32-exti"; |
| interrupt-controller; |
| #interrupt-cells = <1>; |
| reg = <0x46022000 0x400>; |
| }; |
| |
| pinctrl: pin-controller@42020000 { |
| compatible = "st,stm32-pinctrl"; |
| #address-cells = <1>; |
| #size-cells = <1>; |
| reg = <0x42020000 0x2000>; |
| |
| gpioa: gpio@42020000 { |
| compatible = "st,stm32-gpio"; |
| gpio-controller; |
| #gpio-cells = <2>; |
| reg = <0x42020000 0x400>; |
| clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00000001>; |
| label = "GPIOA"; |
| }; |
| |
| gpiob: gpio@42020400 { |
| compatible = "st,stm32-gpio"; |
| gpio-controller; |
| #gpio-cells = <2>; |
| reg = <0x42020400 0x400>; |
| clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00000002>; |
| label = "GPIOB"; |
| }; |
| |
| gpioc: gpio@42020800 { |
| compatible = "st,stm32-gpio"; |
| gpio-controller; |
| #gpio-cells = <2>; |
| reg = <0x42020800 0x400>; |
| clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00000004>; |
| label = "GPIOC"; |
| }; |
| |
| gpiod: gpio@42020c00 { |
| compatible = "st,stm32-gpio"; |
| gpio-controller; |
| #gpio-cells = <2>; |
| reg = <0x42020c00 0x400>; |
| clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00000008>; |
| label = "GPIOD"; |
| }; |
| |
| gpioe: gpio@42021000 { |
| compatible = "st,stm32-gpio"; |
| gpio-controller; |
| #gpio-cells = <2>; |
| reg = <0x42021000 0x400>; |
| clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00000010>; |
| label = "GPIOE"; |
| }; |
| |
| gpiof: gpio@42021400 { |
| compatible = "st,stm32-gpio"; |
| gpio-controller; |
| #gpio-cells = <2>; |
| reg = <0x42021400 0x400>; |
| clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00000020>; |
| label = "GPIOF"; |
| }; |
| |
| gpiog: gpio@42021800 { |
| compatible = "st,stm32-gpio"; |
| gpio-controller; |
| #gpio-cells = <2>; |
| reg = <0x42021800 0x400>; |
| clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00000040>; |
| label = "GPIOG"; |
| }; |
| |
| gpioh: gpio@42021c00 { |
| compatible = "st,stm32-gpio"; |
| gpio-controller; |
| #gpio-cells = <2>; |
| reg = <0x42021c00 0x400>; |
| clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00000080>; |
| label = "GPIOH"; |
| }; |
| |
| gpioi: gpio@42022000 { |
| compatible = "st,stm32-gpio"; |
| gpio-controller; |
| #gpio-cells = <2>; |
| reg = <0x42022000 0x400>; |
| clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00000100>; |
| label = "GPIOI"; |
| }; |
| }; |
| |
| iwdg: watchdog@40003000 { |
| compatible = "st,stm32-watchdog"; |
| reg = <0x40003000 0x400>; |
| label = "IWDG"; |
| status = "disabled"; |
| }; |
| |
| wwdg: wwdg1: watchdog@40002c00 { |
| compatible = "st,stm32-window-watchdog"; |
| reg = <0x40002c00 0x1000>; |
| clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00000800>; |
| interrupts = <0 7>; |
| status = "disabled"; |
| label = "WWDG_1"; |
| }; |
| |
| usart1: serial@40013800 { |
| compatible = "st,stm32-usart", "st,stm32-uart"; |
| reg = <0x40013800 0x400>; |
| clocks = <&rcc STM32_CLOCK_BUS_APB2 0x00004000>; |
| interrupts = <61 0>; |
| status = "disabled"; |
| label = "UART_1"; |
| }; |
| |
| usart2: serial@40004400 { |
| compatible = "st,stm32-usart", "st,stm32-uart"; |
| reg = <0x40004400 0x400>; |
| clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00020000>; |
| interrupts = <62 0>; |
| status = "disabled"; |
| label = "UART_2"; |
| }; |
| |
| usart3: serial@40004800 { |
| compatible = "st,stm32-usart", "st,stm32-uart"; |
| reg = <0x40004800 0x400>; |
| clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00040000>; |
| interrupts = <63 0>; |
| status = "disabled"; |
| label = "UART_3"; |
| }; |
| |
| uart4: serial@40004c00 { |
| compatible = "st,stm32-uart"; |
| reg = <0x40004c00 0x400>; |
| clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00080000>; |
| interrupts = <64 0>; |
| status = "disabled"; |
| label = "UART_4"; |
| }; |
| |
| uart5: serial@40005000 { |
| compatible = "st,stm32-uart"; |
| reg = <0x40005000 0x400>; |
| clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00100000>; |
| interrupts = <65 0>; |
| status = "disabled"; |
| label = "UART_5"; |
| }; |
| |
| lpuart1: serial@46002400 { |
| compatible = "st,stm32-lpuart", "st,stm32-uart"; |
| reg = <0x46002400 0x400>; |
| clocks = <&rcc STM32_CLOCK_BUS_APB3 0x00000040>; |
| interrupts = <66 0>; |
| status = "disabled"; |
| label = "LPUART_1"; |
| }; |
| |
| spi1: spi@40013000 { |
| compatible = "st,stm32-spi-fifo", "st,stm32-spi"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| reg = <0x40013000 0x400>; |
| interrupts = <59 5>; |
| clocks = <&rcc STM32_CLOCK_BUS_APB2 0x00001000>; |
| status = "disabled"; |
| label = "SPI_1"; |
| }; |
| |
| spi2: spi@40003800 { |
| compatible = "st,stm32-spi-fifo", "st,stm32-spi"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| reg = <0x40003800 0x400>; |
| interrupts = <60 5>; |
| clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00004000>; |
| status = "disabled"; |
| label = "SPI_2"; |
| }; |
| |
| spi3: spi@46002000 { |
| compatible = "st,stm32-spi-fifo", "st,stm32-spi"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| reg = <0x46002000 0x400>; |
| interrupts = <99 5>; |
| clocks = <&rcc STM32_CLOCK_BUS_APB3 0x00000020>; |
| status = "disabled"; |
| label = "SPI_3"; |
| }; |
| |
| i2c1: i2c@40005400 { |
| compatible = "st,stm32-i2c-v2"; |
| clock-frequency = <I2C_BITRATE_STANDARD>; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| reg = <0x40005400 0x400>; |
| clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00200000>; |
| interrupts = <55 0>, <56 0>; |
| interrupt-names = "event", "error"; |
| status = "disabled"; |
| label= "I2C_1"; |
| }; |
| |
| i2c2: i2c@40005800 { |
| compatible = "st,stm32-i2c-v2"; |
| clock-frequency = <I2C_BITRATE_STANDARD>; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| reg = <0x40005800 0x400>; |
| clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00400000>; |
| interrupts = <57 0>, <58 0>; |
| interrupt-names = "event", "error"; |
| status = "disabled"; |
| label= "I2C_2"; |
| }; |
| |
| lptim1: timers@46004400 { |
| compatible = "st,stm32-lptim"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| reg = <0x46004400 0x400>; |
| clocks = <&rcc STM32_CLOCK_BUS_APB3 0x00000800>; |
| interrupts = <67 1>; |
| interrupt-names = "wakeup"; |
| status = "disabled"; |
| label = "LPTIM_1"; |
| }; |
| |
| octospi1: octospi@420d1400 { |
| compatible = "st,stm32-ospi"; |
| reg = <0x420d1400 0x400>; |
| interrupts = <76 0>; |
| clocks = <&rcc STM32_CLOCK_BUS_AHB2_2 0x00000010>; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| label= "OCTOSPI1"; |
| }; |
| |
| octospi2: octospi@420d2400 { |
| compatible = "st,stm32-ospi"; |
| reg = <0x420d2400 0x400>; |
| interrupts = <120 0>; |
| clocks = <&rcc STM32_CLOCK_BUS_AHB2_2 0x00000100>; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "disabled"; |
| label= "OCTOSPI2"; |
| }; |
| |
| rng: rng@420c0800 { |
| compatible = "st,stm32-rng"; |
| reg = <0x420c0800 0x400>; |
| clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00040000>; |
| interrupts = <94 0>; |
| health-test-config = <0x9aae>; |
| status = "disabled"; |
| label = "RNG"; |
| }; |
| |
| dac1: dac@46021800 { |
| compatible = "st,stm32-dac"; |
| reg = <0x46021800 0x400>; |
| clocks = <&rcc STM32_CLOCK_BUS_AHB3 0x00000040>; |
| status = "disabled"; |
| label = "DAC_1"; |
| #io-channel-cells = <1>; |
| }; |
| |
| adc1: adc@42028000 { |
| compatible = "st,stm32-adc"; |
| reg = <0x42028000 0x400>; |
| clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00000400>; |
| interrupts = <37 0>; |
| status = "disabled"; |
| label = "ADC_1"; |
| #io-channel-cells = <1>; |
| has-temp-channel; |
| has-vref-channel; |
| }; |
| |
| adc4: adc@46021000 { |
| compatible = "st,stm32-adc"; |
| reg = <0x46021000 0x400>; |
| clocks = <&rcc STM32_CLOCK_BUS_AHB3 0x00000020>; |
| interrupts = <113 0>; |
| status = "disabled"; |
| label = "ADC_4"; |
| #io-channel-cells = <1>; |
| has-temp-channel; |
| has-vref-channel; |
| }; |
| |
| can { |
| compatible = "bosch,m_can-base"; |
| #address-cells = <1>; |
| #size-cells = <1>; |
| std-filter-elements = <28>; |
| ext-filter-elements = <8>; |
| rx-fifo0-elements = <3>; |
| rx-fifo1-elements = <3>; |
| rx-buffer-elements = <0>; |
| tx-buffer-elements = <3>; |
| |
| can1: can@4000a400 { |
| compatible = "st,stm32-fdcan"; |
| reg = <0x4000a400 0x400>, <0x4000ac00 0x350>; |
| reg-names = "m_can", "message_ram"; |
| interrupts = <39 0>, <40 0>; |
| interrupt-names = "LINE_0", "LINE_1"; |
| clocks = <&rcc STM32_CLOCK_BUS_APB1_2 0x00000200>; |
| status = "disabled"; |
| label = "CAN_1"; |
| sjw = <1>; |
| sample-point = <875>; |
| sjw-data = <1>; |
| sample-point-data = <875>; |
| }; |
| }; |
| |
| ucpd1: ucpd@4000dc00 { |
| compatible = "st,stm32-ucpd"; |
| reg = <0x4000dc00 0x400>; |
| clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00800000>; |
| interrupts = <106 0>; |
| status = "disabled"; |
| label = "UCPD_1"; |
| }; |
| }; |
| }; |
| |
| &nvic { |
| arm,num-irq-priority-bits = <4>; |
| }; |