| /* |
| * Copyright (c) 2023 Intel Corporation. |
| * |
| * SPDX-License-Identifier: Apache-2.0 |
| */ |
| |
| #include "skeleton.dtsi" |
| #include <zephyr/dt-bindings/interrupt-controller/intel-ioapic.h> |
| #include <zephyr/dt-bindings/i2c/i2c.h> |
| #include <zephyr/dt-bindings/pcie/pcie.h> |
| #include <zephyr/dt-bindings/gpio/gpio.h> |
| #include "gpio_common.dtsi" |
| |
| / { |
| cpus { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| |
| cpu: cpu@0 { |
| device_type = "cpu"; |
| compatible = "intel,alder-lake", "intel,x86_64"; |
| d-cache-line-size = <64>; |
| reg = <0>; |
| }; |
| |
| cpu@1 { |
| device_type = "cpu"; |
| compatible = "intel,alder-lake", "intel,x86_64"; |
| d-cache-line-size = <64>; |
| reg = <1>; |
| }; |
| }; |
| |
| dram0: memory@0 { |
| device_type = "memory"; |
| reg = <0x0 DT_DRAM_SIZE>; |
| }; |
| |
| intc: ioapic@fec00000 { |
| compatible = "intel,ioapic"; |
| #address-cells = <1>; |
| #interrupt-cells = <3>; |
| reg = <0xfec00000 0x1000>; |
| interrupt-controller; |
| }; |
| |
| intc_loapic: loapic@fee00000 { |
| compatible = "intel,loapic"; |
| reg = <0xfee00000 0x1000>; |
| interrupt-controller; |
| #interrupt-cells = <3>; |
| #address-cells = <1>; |
| }; |
| |
| acpi { |
| gpio_a: gpio_a { |
| acpi-hid = "INTC1057"; |
| acpi-uid = "2"; |
| group-index = <0x02>; |
| int-stat-offset = <0x40>; |
| int-en-offset = <0x20>; |
| status = "okay"; |
| }; |
| |
| gpio_b: gpio_b { |
| acpi-hid = "INTC1057"; |
| acpi-uid = "0"; |
| group-index = <0x0>; |
| int-stat-offset = <0x40>; |
| int-en-offset = <0x20>; |
| status = "okay"; |
| }; |
| |
| gpio_c: gpio_c { |
| acpi-hid = "INTC1057"; |
| acpi-uid = "0"; |
| group-index = <0x0B>; |
| int-stat-offset = <0x40>; |
| int-en-offset = <0x20>; |
| status = "okay"; |
| }; |
| |
| gpio_d: gpio_d { |
| acpi-hid = "INTC1057"; |
| acpi-uid = "0"; |
| group-index = <0x8>; |
| int-stat-offset = <0x40>; |
| int-en-offset = <0x20>; |
| status = "okay"; |
| }; |
| |
| gpio_e: gpio_e { |
| acpi-hid = "INTC1057"; |
| acpi-uid = "0"; |
| group-index = <0xE>; |
| int-stat-offset = <0x40>; |
| int-en-offset = <0x20>; |
| status = "okay"; |
| }; |
| |
| gpio_f: gpio_f { |
| acpi-hid = "INTC1057"; |
| acpi-uid = "0"; |
| group-index = <0xC>; |
| int-stat-offset = <0x40>; |
| int-en-offset = <0x20>; |
| status = "okay"; |
| }; |
| |
| gpio_h: gpio_h { |
| acpi-hid = "INTC1057"; |
| acpi-uid = "0"; |
| group-index = <0x7>; |
| int-stat-offset = <0x40>; |
| int-en-offset = <0x20>; |
| status = "okay"; |
| }; |
| |
| gpio_i: gpio_i { |
| acpi-hid = "INTC1057"; |
| acpi-uid = "0"; |
| group-index = <0x9>; |
| int-stat-offset = <0x40>; |
| int-en-offset = <0x20>; |
| status = "okay"; |
| }; |
| |
| gpio_s: gpio_s { |
| acpi-hid = "INTC1057"; |
| acpi-uid = "0"; |
| group-index = <0x6>; |
| int-stat-offset = <0x40>; |
| int-en-offset = <0x20>; |
| status = "okay"; |
| }; |
| |
| gpio_r: gpio_r { |
| acpi-hid = "INTC1057"; |
| acpi-uid = "0"; |
| group-index = <0x3>; |
| int-stat-offset = <0x40>; |
| int-en-offset = <0x20>; |
| status = "okay"; |
| }; |
| |
| gpio_t: gpio_t { |
| acpi-hid = "INTC1057"; |
| acpi-uid = "0"; |
| group-index = <0x1>; |
| int-stat-offset = <0x40>; |
| int-en-offset = <0x20>; |
| status = "okay"; |
| }; |
| |
| gpio_v: gpio_v { |
| acpi-hid = "INTC1057"; |
| acpi-uid = "0"; |
| group-index = <0xA>; |
| int-stat-offset = <0x40>; |
| int-en-offset = <0x20>; |
| status = "okay"; |
| }; |
| }; |
| |
| pcie0: pcie0 { |
| #address-cells = <1>; |
| #size-cells = <1>; |
| compatible = "pcie-controller"; |
| acpi-hid = "PNP0A08"; |
| ranges; |
| |
| smbus0: smbus0 { |
| compatible = "intel,pch-smbus"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| vendor-id = <0x8086>; |
| device-id = <0x54a3>; |
| interrupts = <PCIE_IRQ_DETECT IRQ_TYPE_LOWEST_LEVEL_LOW 3>; |
| interrupt-parent = <&intc>; |
| |
| status = "okay"; |
| }; |
| |
| uart0: uart0 { |
| compatible = "ns16550"; |
| |
| vendor-id = <0x8086>; |
| device-id = <0x54a8>; |
| |
| clock-frequency = <1843200>; |
| current-speed = <115200>; |
| reg-shift = <2>; |
| |
| interrupts = <PCIE_IRQ_DETECT IRQ_TYPE_LOWEST_LEVEL_LOW 3>; |
| interrupt-parent = <&intc>; |
| status = "disabled"; |
| }; |
| |
| uart1_dma: uart1_dma { |
| compatible = "intel,lpss"; |
| #dma-cells = <1>; |
| status = "disabled"; |
| }; |
| |
| uart1: uart1 { |
| compatible = "ns16550"; |
| vendor-id = <0x8086>; |
| device-id = <0x54A9>; |
| clock-frequency = <1843200>; |
| current-speed = <115200>; |
| reg-shift = <2>; |
| interrupts = <PCIE_IRQ_DETECT IRQ_TYPE_LOWEST_LEVEL_LOW 3>; |
| interrupt-parent = <&intc>; |
| dmas = <&uart1_dma 0>, <&uart1_dma 1>; |
| dma-names = "tx", "rx"; |
| status = "disabled"; |
| }; |
| |
| uart2_dma: uart2_dma { |
| compatible = "intel,lpss"; |
| #dma-cells = <1>; |
| status = "disabled"; |
| }; |
| |
| uart2: uart2 { |
| compatible = "ns16550"; |
| vendor-id = <0x8086>; |
| device-id = <0x54C7>; |
| clock-frequency = <1843200>; |
| current-speed = <115200>; |
| reg-shift = <2>; |
| interrupts = <PCIE_IRQ_DETECT IRQ_TYPE_LOWEST_LEVEL_LOW 3>; |
| interrupt-parent = <&intc>; |
| dmas = <&uart2_dma 0>, <&uart2_dma 1>; |
| dma-names = "tx", "rx"; |
| |
| status = "disabled"; |
| }; |
| |
| i2c0: i2c0 { |
| compatible = "snps,designware-i2c"; |
| clock-frequency = <I2C_BITRATE_STANDARD>; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| vendor-id = <0x8086>; |
| device-id = <0x54e8>; |
| interrupts = <PCIE_IRQ_DETECT IRQ_TYPE_LOWEST_LEVEL_LOW 3>; |
| interrupt-parent = <&intc>; |
| |
| status = "okay"; |
| }; |
| |
| i2c1: i2c1 { |
| compatible = "snps,designware-i2c"; |
| clock-frequency = <I2C_BITRATE_STANDARD>; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| vendor-id = <0x8086>; |
| device-id = <0x54e9>; |
| interrupts = <PCIE_IRQ_DETECT IRQ_TYPE_LOWEST_LEVEL_LOW 3>; |
| interrupt-parent = <&intc>; |
| |
| status = "disabled"; |
| }; |
| |
| i2c2: i2c2 { |
| compatible = "snps,designware-i2c"; |
| clock-frequency = <I2C_BITRATE_STANDARD>; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| vendor-id = <0x8086>; |
| device-id = <0x54ea>; |
| interrupts = <PCIE_IRQ_DETECT IRQ_TYPE_LOWEST_LEVEL_LOW 3>; |
| interrupt-parent = <&intc>; |
| |
| status = "disabled"; |
| }; |
| |
| i2c3: i2c3 { |
| compatible = "snps,designware-i2c"; |
| clock-frequency = <I2C_BITRATE_STANDARD>; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| vendor-id = <0x8086>; |
| device-id = <0x54eb>; |
| interrupts = <PCIE_IRQ_DETECT IRQ_TYPE_LOWEST_LEVEL_LOW 3>; |
| interrupt-parent = <&intc>; |
| |
| status = "disabled"; |
| }; |
| |
| i2c4: i2c4 { |
| compatible = "snps,designware-i2c"; |
| clock-frequency = <I2C_BITRATE_STANDARD>; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| vendor-id = <0x8086>; |
| device-id = <0x54c5>; |
| interrupts = <PCIE_IRQ_DETECT IRQ_TYPE_LOWEST_LEVEL_LOW 3>; |
| interrupt-parent = <&intc>; |
| |
| status = "disabled"; |
| }; |
| |
| i2c5: i2c5 { |
| compatible = "snps,designware-i2c"; |
| clock-frequency = <I2C_BITRATE_STANDARD>; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| vendor-id = <0x8086>; |
| device-id = <0x54c6>; |
| interrupts = <PCIE_IRQ_DETECT IRQ_TYPE_LOWEST_LEVEL_LOW 3>; |
| interrupt-parent = <&intc>; |
| |
| status = "disabled"; |
| }; |
| |
| spi0: spi0 { |
| compatible = "intel,penwell-spi"; |
| vendor-id = <0x8086>; |
| device-id = <0x54aa>; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| pw,cs-mode = <0>; |
| pw,cs-output = <0>; |
| pw,fifo-depth = <64>; |
| cs-gpios = <&gpio_e 10 GPIO_ACTIVE_LOW>; |
| clock-frequency = <100000000>; |
| interrupts = <PCIE_IRQ_DETECT IRQ_TYPE_LOWEST_LEVEL_LOW 3>; |
| interrupt-parent = <&intc>; |
| status = "okay"; |
| }; |
| |
| spi1: spi1 { |
| compatible = "intel,penwell-spi"; |
| vendor-id = <0x8086>; |
| device-id = <0x54ab>; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| pw,cs-mode = <0>; |
| pw,cs-output = <0>; |
| pw,fifo-depth = <64>; |
| cs-gpios = <&gpio_f 16 GPIO_ACTIVE_LOW>; |
| clock-frequency = <100000000>; |
| interrupts = <PCIE_IRQ_DETECT IRQ_TYPE_LOWEST_LEVEL_LOW 3>; |
| interrupt-parent = <&intc>; |
| status = "disabled"; |
| }; |
| |
| spi2: spi2 { |
| compatible = "intel,penwell-spi"; |
| vendor-id = <0x8086>; |
| device-id = <0x54fb>; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| pw,cs-mode = <0>; |
| pw,cs-output = <0>; |
| pw,fifo-depth = <64>; |
| cs-gpios = <&gpio_d 9 GPIO_ACTIVE_LOW>; |
| clock-frequency = <100000000>; |
| interrupts = <PCIE_IRQ_DETECT IRQ_TYPE_LOWEST_LEVEL_LOW 3>; |
| interrupt-parent = <&intc>; |
| status = "disabled"; |
| }; |
| |
| emmc: emmc0 { |
| compatible = "intel,emmc-host"; |
| vendor-id = <0x8086>; |
| device-id = <0x54C4>; |
| interrupts = <PCIE_IRQ_DETECT IRQ_TYPE_LOWEST_LEVEL_LOW 3>; |
| interrupt-parent = <&intc>; |
| |
| max-bus-freq = <200000000>; |
| min-bus-freq = <400000>; |
| power-delay-ms = <500>; |
| mmc-hs400-1_8v; |
| mmc-hs200-1_8v; |
| |
| mmc { |
| compatible = "zephyr,mmc-disk"; |
| disk-name = "SD2"; |
| bus-width = <8>; |
| status = "okay"; |
| }; |
| |
| status = "okay"; |
| }; |
| |
| ethernet0: ethernet0 { |
| compatible = "intel,eth-plat"; |
| interrupt-parent = <&intc>; |
| vendor-id = <0x8086>; |
| device-id = <0x125b>; |
| |
| igc0: igc0 { |
| compatible = "intel,igc-mac"; |
| local-mac-address = [aa 14 04 85 11 22]; |
| phy-handle = <ðphy0>; |
| status = "okay"; |
| }; |
| |
| mdio0: mdio0 { |
| compatible = "intel,igc-mdio"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| status = "okay"; |
| |
| ethphy0: ethernet-phy@0 { |
| compatible = "ethernet-phy"; |
| reg = <0x0>; |
| status = "okay"; |
| }; |
| }; |
| }; |
| }; |
| |
| soc { |
| #address-cells = <1>; |
| #size-cells = <1>; |
| compatible = "simple-bus"; |
| ranges; |
| |
| vtd: vtd@fed91000 { |
| compatible = "intel,vt-d"; |
| reg = <0xfed91000 0x1000>; |
| status = "okay"; |
| }; |
| |
| uart0_legacy: uart@3f8 { |
| compatible = "ns16550"; |
| reg = <0x000003f8 0x100>; |
| io-mapped; |
| clock-frequency = <1843200>; |
| interrupts = <4 IRQ_TYPE_LOWEST_EDGE_RISING 3>; |
| interrupt-parent = <&intc>; |
| reg-shift = <0>; |
| status = "okay"; |
| }; |
| |
| tgpio: tgpio@fe001200 { |
| compatible = "intel,timeaware-gpio"; |
| reg = <0xfe001200 0x100>; |
| timer-clock = <19200000>; |
| max-pins = <2>; |
| status = "okay"; |
| }; |
| |
| hpet: hpet@fed00000 { |
| compatible = "intel,hpet"; |
| reg = <0xfed00000 0x400>; |
| interrupts = <2 IRQ_TYPE_FIXED_EDGE_RISING 4>; |
| interrupt-parent = <&intc>; |
| |
| status = "okay"; |
| }; |
| |
| mfd: mfd@70 { |
| compatible = "motorola,mc146818-mfd"; |
| reg = <0x70 0x01 0x71 0x01 0x72 0x01 0x73 0x01>; |
| |
| rtc: counter: rtc { |
| compatible = "motorola,mc146818"; |
| interrupts = <8 IRQ_TYPE_LOWEST_EDGE_RISING 3>; |
| interrupt-parent = <&intc>; |
| alarms-count = <1>; |
| |
| status = "okay"; |
| }; |
| |
| bbram: bbram { |
| compatible = "motorola,mc146818-bbram"; |
| size = <241>; |
| status = "okay"; |
| }; |
| |
| status = "okay"; |
| }; |
| |
| tco_wdt: tco_wdt@400 { |
| compatible = "intel,tco-wdt"; |
| reg = <0x0400 0x20>; |
| status = "disabled"; |
| }; |
| |
| pwm0: pwm0@fd6d0000 { |
| compatible = "intel,blinky-pwm"; |
| reg = <0xfd6d0000 0x400>; |
| reg-offset = <0x204>; |
| clock-frequency = <32768>; |
| max-pins = <1>; |
| #pwm-cells = <2>; |
| status = "okay"; |
| }; |
| }; |
| }; |
