blob: 686443913b17c59706cb908bd0b2df1ade8ec35c [file] [log] [blame]
/*
* Copyright (c) 2022 Teslabs Engineering S.L.
*
* SPDX-License-Identifier: Apache-2.0
*/
#ifndef ZEPHYR_INCLUDE_DRIVERS_CLOCK_CONTROL_GD32_H_
#define ZEPHYR_INCLUDE_DRIVERS_CLOCK_CONTROL_GD32_H_
#include <zephyr/device.h>
/**
* @brief Obtain a reference to the GD32 clock controller.
*
* There is a single clock controller in the GD32: cctl. The device can be
* used without checking for it to be ready since it has no initialization
* code subject to failures.
*/
#define GD32_CLOCK_CONTROLLER DEVICE_DT_GET(DT_NODELABEL(cctl))
#endif /* ZEPHYR_INCLUDE_DRIVERS_CLOCK_CONTROL_GD32_H_ */