blob: 7a09cf69866f2d3174505ff2520935fb858b618b [file] [log] [blame]
# ST Microelectronics STM32U5 MCU series
# Copyright (c) 2021 Linaro Limited
# SPDX-License-Identifier: Apache-2.0
DT_CHOSEN_STDBY_TIMER := st,lptim-stdby-timer
config SOC_SERIES_STM32U5X
select ARM
select CPU_CORTEX_M33
select ARM_TRUSTZONE_M
select CPU_HAS_ARM_SAU
select CPU_HAS_ARM_MPU
select CPU_HAS_FPU
select ARMV8_M_DSP
select CPU_CORTEX_M_HAS_DWT
select HAS_STM32CUBE
select HAS_PM
select HAS_SWO
select HAS_POWEROFF
select SOC_EARLY_INIT_HOOK
config STM32_STOP3_LP_MODE
bool
default $(dt_path_enabled,/cpus/power-states/state3) && $(dt_chosen_enabled,$(DT_CHOSEN_STDBY_TIMER))
help
Enable support for STM32 STOP3 low-power mode.
Based on the Cortex-M33 Deepsleep mode combined with peripheral clock gating.
All clocks in the core domain are stopped.
The PLL, MSIS, MSIK, HSI16, and HSE oscillators are disabled.
All SRAMs and register contents are preserved.
SRAMs can be totally or partially switched off to further reduce consumption.
GPIOs are left floating and additional pull-up or pull-down can be applied
via PWR registers.