blob: 47e6c2c05ba81772a5ae7def37cb9b80ae819c5f [file] [log] [blame]
#
# Copyright (c) 2015-2016 Intel Corporation
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
# http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
#
if SOC_QUARK_D2000
config SOC
default quark_d2000
config SYS_CLOCK_HW_CYCLES_PER_SEC
default 32000000
config PHYS_LOAD_ADDR
default 0x00180000 if XIP
default 0x00280000 if !XIP
config RAM_SIZE
default 8
config ROM_SIZE
default 32
config IDT_NUM_VECTORS
default 64
config IOAPIC_NUM_RTES
default 32
config LOAPIC_TIMER_IRQ
default 0
config LOAPIC_TIMER_IRQ_PRIORITY
default 2
config PHYS_RAM_ADDR
default 0x00280000
help
This option specifies the physical SRAM address of this Soc.
config TOOLCHAIN_VARIANT
default "iamcu"
if UART_NS16550
config UART_NS16550_DLF
def_bool y
config UART_NS16550_PORT_0
def_bool y
if UART_NS16550_PORT_0
config UART_NS16550_PORT_0_NAME
default "UART_0"
config UART_NS16550_PORT_0_IRQ_PRI
default 3
config UART_NS16550_PORT_0_BAUD_RATE
default 115200
config UART_NS16550_PORT_0_OPTIONS
default 0
config UART_NS16550_PORT_0_DLF
default 0x06
endif # UART_NS16550_PORT_0
config UART_NS16550_PORT_1
def_bool y
if UART_NS16550_PORT_1
config UART_NS16550_PORT_1_NAME
default "UART_1"
config UART_NS16550_PORT_1_IRQ_PRI
default 3
config UART_NS16550_PORT_1_BAUD_RATE
default 115200
config UART_NS16550_PORT_1_OPTIONS
default 0
config UART_NS16550_PORT_1_DLF
default 0x06
endif # UART_NS16550_PORT_1
endif # UART_NS16550
if UART_QMSI
config UART_QMSI_0
def_bool y
config UART_QMSI_0_IRQ
default 8
config UART_QMSI_0_IRQ_PRI
default 0
config UART_QMSI_1
def_bool y
config UART_QMSI_1_IRQ
default 6
config UART_QMSI_1_IRQ_PRI
default 0
endif # UART_QMSI
if BLUETOOTH_UART
config BLUETOOTH_UART_ON_DEV_NAME
default "UART_1"
endif
if UART_PIPE
config UART_PIPE_ON_DEV_NAME
default "UART_1"
endif
if WATCHDOG
config WDT_DW
def_bool y
if WDT_DW
config WDT_DW_IRQ_PRI
default 0
endif # WDT_DW
if WDT_QMSI
config WDT_QMSI_IRQ
default 16
config WDT_QMSI_IRQ_PRI
default 0
endif # WDT_QMSI
endif # WATCHDOG
if RTC
if RTC_QMSI
config RTC_QMSI_IRQ
default 2
config RTC_QMSI_IRQ_PRI
default 0
endif # RTC_QMSI
config RTC_DW
def_bool y
config RTC_DW_IRQ_PRI
default 0 if RTC_DW
endif # RTC
if I2C
config I2C_DW
def_bool y
if I2C_DW
config I2C_DW_0
def_bool y
if I2C_DW_0
config I2C_DW_0_NAME
default "I2C0"
config I2C_DW_0_IRQ_PRI
default 0
config I2C_DW_0_DEFAULT_CFG
default 0x12
config I2C_CLOCK_SPEED
default 32
endif # I2C_DW_0
endif # I2C_DW
if I2C_QMSI
config I2C_QMSI_0
def_bool y
config I2C_QMSI_0_IRQ
default 4
config I2C_QMSI_0_IRQ_PRI
default 0
config I2C_QMSI_0_DEFAULT_CFG
default 0x12
endif # I2C_QMSI
endif # I2C
if GPIO_QMSI
config GPIO_QMSI_0
def_bool y
config GPIO_QMSI_0_IRQ
default 15
config GPIO_QMSI_0_PRI
default 0
endif # GPIO_QMSI
if SPI_QMSI
config SPI_QMSI_PORT_0
def_bool y
config SPI_QMSI_PORT_0_IRQ
default 7
config SPI_QMSI_PORT_0_PRI
default 0
endif # SPI_QMSI
if AON_TIMER_QMSI
config AON_TIMER_IRQ
default 3
config AON_TIMER_IRQ_PRI
default 0
endif # AON_TIMER_QMSI
endif # SOC_QUARK_D2000