/** | |
****************************************************************************** | |
* @file stm32f7xx_hal_flash_ex.h | |
* @author MCD Application Team | |
* @version V1.2.0 | |
* @date 30-December-2016 | |
* @brief Header file of FLASH HAL Extension module. | |
****************************************************************************** | |
* @attention | |
* | |
* <h2><center>© COPYRIGHT(c) 2016 STMicroelectronics</center></h2> | |
* | |
* Redistribution and use in source and binary forms, with or without modification, | |
* are permitted provided that the following conditions are met: | |
* 1. Redistributions of source code must retain the above copyright notice, | |
* this list of conditions and the following disclaimer. | |
* 2. Redistributions in binary form must reproduce the above copyright notice, | |
* this list of conditions and the following disclaimer in the documentation | |
* and/or other materials provided with the distribution. | |
* 3. Neither the name of STMicroelectronics nor the names of its contributors | |
* may be used to endorse or promote products derived from this software | |
* without specific prior written permission. | |
* | |
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" | |
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE | |
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE | |
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE | |
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL | |
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR | |
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER | |
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, | |
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE | |
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. | |
* | |
****************************************************************************** | |
*/ | |
/* Define to prevent recursive inclusion -------------------------------------*/ | |
#ifndef __STM32F7xx_HAL_FLASH_EX_H | |
#define __STM32F7xx_HAL_FLASH_EX_H | |
#ifdef __cplusplus | |
extern "C" { | |
#endif | |
/* Includes ------------------------------------------------------------------*/ | |
#include "stm32f7xx_hal_def.h" | |
/** @addtogroup STM32F7xx_HAL_Driver | |
* @{ | |
*/ | |
/** @addtogroup FLASHEx | |
* @{ | |
*/ | |
/* Exported types ------------------------------------------------------------*/ | |
/** @defgroup FLASHEx_Exported_Types FLASH Exported Types | |
* @{ | |
*/ | |
/** | |
* @brief FLASH Erase structure definition | |
*/ | |
typedef struct | |
{ | |
uint32_t TypeErase; /*!< Mass erase or sector Erase. | |
This parameter can be a value of @ref FLASHEx_Type_Erase */ | |
#if defined (FLASH_OPTCR_nDBANK) | |
uint32_t Banks; /*!< Select banks to erase when Mass erase is enabled. | |
This parameter must be a value of @ref FLASHEx_Banks */ | |
#endif /* FLASH_OPTCR_nDBANK */ | |
uint32_t Sector; /*!< Initial FLASH sector to erase when Mass erase is disabled | |
This parameter must be a value of @ref FLASHEx_Sectors */ | |
uint32_t NbSectors; /*!< Number of sectors to be erased. | |
This parameter must be a value between 1 and (max number of sectors - value of Initial sector)*/ | |
uint32_t VoltageRange;/*!< The device voltage range which defines the erase parallelism | |
This parameter must be a value of @ref FLASHEx_Voltage_Range */ | |
} FLASH_EraseInitTypeDef; | |
/** | |
* @brief FLASH Option Bytes Program structure definition | |
*/ | |
typedef struct | |
{ | |
uint32_t OptionType; /*!< Option byte to be configured. | |
This parameter can be a value of @ref FLASHEx_Option_Type */ | |
uint32_t WRPState; /*!< Write protection activation or deactivation. | |
This parameter can be a value of @ref FLASHEx_WRP_State */ | |
uint32_t WRPSector; /*!< Specifies the sector(s) to be write protected. | |
The value of this parameter depend on device used within the same series */ | |
uint32_t RDPLevel; /*!< Set the read protection level. | |
This parameter can be a value of @ref FLASHEx_Option_Bytes_Read_Protection */ | |
uint32_t BORLevel; /*!< Set the BOR Level. | |
This parameter can be a value of @ref FLASHEx_BOR_Reset_Level */ | |
uint32_t USERConfig; /*!< Program the FLASH User Option Byte: WWDG_SW / IWDG_SW / RST_STOP / RST_STDBY / | |
IWDG_FREEZE_STOP / IWDG_FREEZE_SANDBY / nDBANK / nDBOOT. | |
nDBANK / nDBOOT are only available for STM32F76xxx/STM32F77xxx devices */ | |
uint32_t BootAddr0; /*!< Boot base address when Boot pin = 0. | |
This parameter can be a value of @ref FLASHEx_Boot_Address */ | |
uint32_t BootAddr1; /*!< Boot base address when Boot pin = 1. | |
This parameter can be a value of @ref FLASHEx_Boot_Address */ | |
#if defined (FLASH_OPTCR2_PCROP) | |
uint32_t PCROPSector; /*!< Set the PCROP sector. | |
This parameter can be a value of @ref FLASHEx_Option_Bytes_PCROP_Sectors */ | |
uint32_t PCROPRdp; /*!< Set the PCROP_RDP option. | |
This parameter can be a value of @ref FLASHEx_Option_Bytes_PCROP_RDP */ | |
#endif /* FLASH_OPTCR2_PCROP */ | |
} FLASH_OBProgramInitTypeDef; | |
/** | |
* @} | |
*/ | |
/* Exported constants --------------------------------------------------------*/ | |
/** @defgroup FLASHEx_Exported_Constants FLASH Exported Constants | |
* @{ | |
*/ | |
/** @defgroup FLASHEx_Type_Erase FLASH Type Erase | |
* @{ | |
*/ | |
#define FLASH_TYPEERASE_SECTORS ((uint32_t)0x00U) /*!< Sectors erase only */ | |
#define FLASH_TYPEERASE_MASSERASE ((uint32_t)0x01U) /*!< Flash Mass erase activation */ | |
/** | |
* @} | |
*/ | |
/** @defgroup FLASHEx_Voltage_Range FLASH Voltage Range | |
* @{ | |
*/ | |
#define FLASH_VOLTAGE_RANGE_1 ((uint32_t)0x00U) /*!< Device operating range: 1.8V to 2.1V */ | |
#define FLASH_VOLTAGE_RANGE_2 ((uint32_t)0x01U) /*!< Device operating range: 2.1V to 2.7V */ | |
#define FLASH_VOLTAGE_RANGE_3 ((uint32_t)0x02U) /*!< Device operating range: 2.7V to 3.6V */ | |
#define FLASH_VOLTAGE_RANGE_4 ((uint32_t)0x03U) /*!< Device operating range: 2.7V to 3.6V + External Vpp */ | |
/** | |
* @} | |
*/ | |
/** @defgroup FLASHEx_WRP_State FLASH WRP State | |
* @{ | |
*/ | |
#define OB_WRPSTATE_DISABLE ((uint32_t)0x00U) /*!< Disable the write protection of the desired bank 1 sectors */ | |
#define OB_WRPSTATE_ENABLE ((uint32_t)0x01U) /*!< Enable the write protection of the desired bank 1 sectors */ | |
/** | |
* @} | |
*/ | |
/** @defgroup FLASHEx_Option_Type FLASH Option Type | |
* @{ | |
*/ | |
#define OPTIONBYTE_WRP ((uint32_t)0x01U) /*!< WRP option byte configuration */ | |
#define OPTIONBYTE_RDP ((uint32_t)0x02U) /*!< RDP option byte configuration */ | |
#define OPTIONBYTE_USER ((uint32_t)0x04U) /*!< USER option byte configuration */ | |
#define OPTIONBYTE_BOR ((uint32_t)0x08U) /*!< BOR option byte configuration */ | |
#define OPTIONBYTE_BOOTADDR_0 ((uint32_t)0x10U) /*!< Boot 0 Address configuration */ | |
#define OPTIONBYTE_BOOTADDR_1 ((uint32_t)0x20U) /*!< Boot 1 Address configuration */ | |
#if defined (FLASH_OPTCR2_PCROP) | |
#define OPTIONBYTE_PCROP ((uint32_t)0x40U) /*!< PCROP configuration */ | |
#define OPTIONBYTE_PCROP_RDP ((uint32_t)0x80U) /*!< PCROP_RDP configuration */ | |
#endif /* FLASH_OPTCR2_PCROP */ | |
/** | |
* @} | |
*/ | |
/** @defgroup FLASHEx_Option_Bytes_Read_Protection FLASH Option Bytes Read Protection | |
* @{ | |
*/ | |
#define OB_RDP_LEVEL_0 ((uint8_t)0xAAU) | |
#define OB_RDP_LEVEL_1 ((uint8_t)0x55U) | |
#define OB_RDP_LEVEL_2 ((uint8_t)0xCCU) /*!< Warning: When enabling read protection level 2 | |
it s no more possible to go back to level 1 or 0 */ | |
/** | |
* @} | |
*/ | |
/** @defgroup FLASHEx_Option_Bytes_WWatchdog FLASH Option Bytes WWatchdog | |
* @{ | |
*/ | |
#define OB_WWDG_SW ((uint32_t)0x10U) /*!< Software WWDG selected */ | |
#define OB_WWDG_HW ((uint32_t)0x00U) /*!< Hardware WWDG selected */ | |
/** | |
* @} | |
*/ | |
/** @defgroup FLASHEx_Option_Bytes_IWatchdog FLASH Option Bytes IWatchdog | |
* @{ | |
*/ | |
#define OB_IWDG_SW ((uint32_t)0x20U) /*!< Software IWDG selected */ | |
#define OB_IWDG_HW ((uint32_t)0x00U) /*!< Hardware IWDG selected */ | |
/** | |
* @} | |
*/ | |
/** @defgroup FLASHEx_Option_Bytes_nRST_STOP FLASH Option Bytes nRST_STOP | |
* @{ | |
*/ | |
#define OB_STOP_NO_RST ((uint32_t)0x40U) /*!< No reset generated when entering in STOP */ | |
#define OB_STOP_RST ((uint32_t)0x00U) /*!< Reset generated when entering in STOP */ | |
/** | |
* @} | |
*/ | |
/** @defgroup FLASHEx_Option_Bytes_nRST_STDBY FLASH Option Bytes nRST_STDBY | |
* @{ | |
*/ | |
#define OB_STDBY_NO_RST ((uint32_t)0x80U) /*!< No reset generated when entering in STANDBY */ | |
#define OB_STDBY_RST ((uint32_t)0x00U) /*!< Reset generated when entering in STANDBY */ | |
/** | |
* @} | |
*/ | |
/** @defgroup FLASHEx_Option_Bytes_IWDG_FREEZE_STOP FLASH IWDG Counter Freeze in STOP | |
* @{ | |
*/ | |
#define OB_IWDG_STOP_FREEZE ((uint32_t)0x00000000U) /*!< Freeze IWDG counter in STOP mode */ | |
#define OB_IWDG_STOP_ACTIVE ((uint32_t)0x80000000U) /*!< IWDG counter active in STOP mode */ | |
/** | |
* @} | |
*/ | |
/** @defgroup FLASHEx_Option_Bytes_IWDG_FREEZE_SANDBY FLASH IWDG Counter Freeze in STANDBY | |
* @{ | |
*/ | |
#define OB_IWDG_STDBY_FREEZE ((uint32_t)0x00000000U) /*!< Freeze IWDG counter in STANDBY mode */ | |
#define OB_IWDG_STDBY_ACTIVE ((uint32_t)0x40000000U) /*!< IWDG counter active in STANDBY mode */ | |
/** | |
* @} | |
*/ | |
/** @defgroup FLASHEx_BOR_Reset_Level FLASH BOR Reset Level | |
* @{ | |
*/ | |
#define OB_BOR_LEVEL3 ((uint32_t)0x00U) /*!< Supply voltage ranges from 2.70 to 3.60 V */ | |
#define OB_BOR_LEVEL2 ((uint32_t)0x04U) /*!< Supply voltage ranges from 2.40 to 2.70 V */ | |
#define OB_BOR_LEVEL1 ((uint32_t)0x08U) /*!< Supply voltage ranges from 2.10 to 2.40 V */ | |
#define OB_BOR_OFF ((uint32_t)0x0CU) /*!< Supply voltage ranges from 1.62 to 2.10 V */ | |
/** | |
* @} | |
*/ | |
#if defined (FLASH_OPTCR_nDBOOT) | |
/** @defgroup FLASHEx_Option_Bytes_nDBOOT FLASH Option Bytes nDBOOT | |
* @{ | |
*/ | |
#define OB_DUAL_BOOT_DISABLE ((uint32_t)0x10000000U) /* !< Dual Boot disable. Boot according to boot address option */ | |
#define OB_DUAL_BOOT_ENABLE ((uint32_t)0x00000000U) /* !< Dual Boot enable. Boot always from system memory if boot address in flash | |
(Dual bank Boot mode), or RAM if Boot address option in RAM */ | |
/** | |
* @} | |
*/ | |
#endif /* FLASH_OPTCR_nDBOOT */ | |
#if defined (FLASH_OPTCR_nDBANK) | |
/** @defgroup FLASHEx_Option_Bytes_nDBank FLASH Single Bank or Dual Bank | |
* @{ | |
*/ | |
#define OB_NDBANK_SINGLE_BANK ((uint32_t)0x20000000U) /*!< NDBANK bit is set : Single Bank mode */ | |
#define OB_NDBANK_DUAL_BANK ((uint32_t)0x00000000U) /*!< NDBANK bit is reset : Dual Bank mode */ | |
/** | |
* @} | |
*/ | |
#endif /* FLASH_OPTCR_nDBANK */ | |
/** @defgroup FLASHEx_Boot_Address FLASH Boot Address | |
* @{ | |
*/ | |
#define OB_BOOTADDR_ITCM_RAM ((uint32_t)0x0000U) /*!< Boot from ITCM RAM (0x00000000) */ | |
#define OB_BOOTADDR_SYSTEM ((uint32_t)0x0040U) /*!< Boot from System memory bootloader (0x00100000) */ | |
#define OB_BOOTADDR_ITCM_FLASH ((uint32_t)0x0080U) /*!< Boot from Flash on ITCM interface (0x00200000) */ | |
#define OB_BOOTADDR_AXIM_FLASH ((uint32_t)0x2000U) /*!< Boot from Flash on AXIM interface (0x08000000) */ | |
#define OB_BOOTADDR_DTCM_RAM ((uint32_t)0x8000U) /*!< Boot from DTCM RAM (0x20000000) */ | |
#define OB_BOOTADDR_SRAM1 ((uint32_t)0x8004U) /*!< Boot from SRAM1 (0x20010000) */ | |
#if (SRAM2_BASE == 0x2003C000U) | |
#define OB_BOOTADDR_SRAM2 ((uint32_t)0x800FU) /*!< Boot from SRAM2 (0x2003C000) */ | |
#else | |
#define OB_BOOTADDR_SRAM2 ((uint32_t)0x8013U) /*!< Boot from SRAM2 (0x2004C000) */ | |
#endif /* SRAM2_BASE == 0x2003C000U */ | |
/** | |
* @} | |
*/ | |
/** @defgroup FLASH_Latency FLASH Latency | |
* @{ | |
*/ | |
#define FLASH_LATENCY_0 FLASH_ACR_LATENCY_0WS /*!< FLASH Zero Latency cycle */ | |
#define FLASH_LATENCY_1 FLASH_ACR_LATENCY_1WS /*!< FLASH One Latency cycle */ | |
#define FLASH_LATENCY_2 FLASH_ACR_LATENCY_2WS /*!< FLASH Two Latency cycles */ | |
#define FLASH_LATENCY_3 FLASH_ACR_LATENCY_3WS /*!< FLASH Three Latency cycles */ | |
#define FLASH_LATENCY_4 FLASH_ACR_LATENCY_4WS /*!< FLASH Four Latency cycles */ | |
#define FLASH_LATENCY_5 FLASH_ACR_LATENCY_5WS /*!< FLASH Five Latency cycles */ | |
#define FLASH_LATENCY_6 FLASH_ACR_LATENCY_6WS /*!< FLASH Six Latency cycles */ | |
#define FLASH_LATENCY_7 FLASH_ACR_LATENCY_7WS /*!< FLASH Seven Latency cycles */ | |
#define FLASH_LATENCY_8 FLASH_ACR_LATENCY_8WS /*!< FLASH Eight Latency cycles */ | |
#define FLASH_LATENCY_9 FLASH_ACR_LATENCY_9WS /*!< FLASH Nine Latency cycles */ | |
#define FLASH_LATENCY_10 FLASH_ACR_LATENCY_10WS /*!< FLASH Ten Latency cycles */ | |
#define FLASH_LATENCY_11 FLASH_ACR_LATENCY_11WS /*!< FLASH Eleven Latency cycles */ | |
#define FLASH_LATENCY_12 FLASH_ACR_LATENCY_12WS /*!< FLASH Twelve Latency cycles */ | |
#define FLASH_LATENCY_13 FLASH_ACR_LATENCY_13WS /*!< FLASH Thirteen Latency cycles */ | |
#define FLASH_LATENCY_14 FLASH_ACR_LATENCY_14WS /*!< FLASH Fourteen Latency cycles */ | |
#define FLASH_LATENCY_15 FLASH_ACR_LATENCY_15WS /*!< FLASH Fifteen Latency cycles */ | |
/** | |
* @} | |
*/ | |
#if defined (FLASH_OPTCR_nDBANK) | |
/** @defgroup FLASHEx_Banks FLASH Banks | |
* @{ | |
*/ | |
#define FLASH_BANK_1 ((uint32_t)0x01U) /*!< Bank 1 */ | |
#define FLASH_BANK_2 ((uint32_t)0x02U) /*!< Bank 2 */ | |
#define FLASH_BANK_BOTH ((uint32_t)(FLASH_BANK_1 | FLASH_BANK_2)) /*!< Bank1 and Bank2 */ | |
/** | |
* @} | |
*/ | |
#endif /* FLASH_OPTCR_nDBANK */ | |
/** @defgroup FLASHEx_MassErase_bit FLASH Mass Erase bit | |
* @{ | |
*/ | |
#if defined (FLASH_OPTCR_nDBANK) | |
#define FLASH_MER_BIT (FLASH_CR_MER1 | FLASH_CR_MER2) /*!< 2 MER bits */ | |
#else | |
#define FLASH_MER_BIT (FLASH_CR_MER) /*!< only 1 MER bit */ | |
#endif /* FLASH_OPTCR_nDBANK */ | |
/** | |
* @} | |
*/ | |
/** @defgroup FLASHEx_Sectors FLASH Sectors | |
* @{ | |
*/ | |
#if (FLASH_SECTOR_TOTAL == 24) | |
#define FLASH_SECTOR_8 ((uint32_t)8U) /*!< Sector Number 8 */ | |
#define FLASH_SECTOR_9 ((uint32_t)9U) /*!< Sector Number 9 */ | |
#define FLASH_SECTOR_10 ((uint32_t)10U) /*!< Sector Number 10 */ | |
#define FLASH_SECTOR_11 ((uint32_t)11U) /*!< Sector Number 11 */ | |
#define FLASH_SECTOR_12 ((uint32_t)12U) /*!< Sector Number 12 */ | |
#define FLASH_SECTOR_13 ((uint32_t)13U) /*!< Sector Number 13 */ | |
#define FLASH_SECTOR_14 ((uint32_t)14U) /*!< Sector Number 14 */ | |
#define FLASH_SECTOR_15 ((uint32_t)15U) /*!< Sector Number 15 */ | |
#define FLASH_SECTOR_16 ((uint32_t)16U) /*!< Sector Number 16 */ | |
#define FLASH_SECTOR_17 ((uint32_t)17U) /*!< Sector Number 17 */ | |
#define FLASH_SECTOR_18 ((uint32_t)18U) /*!< Sector Number 18 */ | |
#define FLASH_SECTOR_19 ((uint32_t)19U) /*!< Sector Number 19 */ | |
#define FLASH_SECTOR_20 ((uint32_t)20U) /*!< Sector Number 20 */ | |
#define FLASH_SECTOR_21 ((uint32_t)21U) /*!< Sector Number 21 */ | |
#define FLASH_SECTOR_22 ((uint32_t)22U) /*!< Sector Number 22 */ | |
#define FLASH_SECTOR_23 ((uint32_t)23U) /*!< Sector Number 23 */ | |
#endif /* FLASH_SECTOR_TOTAL == 24 */ | |
/** | |
* @} | |
*/ | |
#if (FLASH_SECTOR_TOTAL == 24) | |
/** @defgroup FLASHEx_Option_Bytes_Write_Protection FLASH Option Bytes Write Protection | |
* @note For Single Bank mode, use OB_WRP_SECTOR_x defines: In fact, in FLASH_OPTCR register, | |
* nWRP[11:0] bits contain the value of the write-protection option bytes for sectors 0 to 11. | |
* For Dual Bank mode, use OB_WRP_DB_SECTOR_x defines: In fact, in FLASH_OPTCR register, | |
* nWRP[11:0] bits are divided on two groups, one group dedicated for bank 1 and | |
* a second one dedicated for bank 2 (nWRP[i] activates Write protection on sector 2*i and 2*i+1). | |
* This behavior is applicable only for STM32F76xxx / STM32F77xxx devices. | |
* @{ | |
*/ | |
/* Single Bank Sectors */ | |
#define OB_WRP_SECTOR_0 ((uint32_t)0x00010000U) /*!< Write protection of Single Bank Sector0 */ | |
#define OB_WRP_SECTOR_1 ((uint32_t)0x00020000U) /*!< Write protection of Single Bank Sector1 */ | |
#define OB_WRP_SECTOR_2 ((uint32_t)0x00040000U) /*!< Write protection of Single Bank Sector2 */ | |
#define OB_WRP_SECTOR_3 ((uint32_t)0x00080000U) /*!< Write protection of Single Bank Sector3 */ | |
#define OB_WRP_SECTOR_4 ((uint32_t)0x00100000U) /*!< Write protection of Single Bank Sector4 */ | |
#define OB_WRP_SECTOR_5 ((uint32_t)0x00200000U) /*!< Write protection of Single Bank Sector5 */ | |
#define OB_WRP_SECTOR_6 ((uint32_t)0x00400000U) /*!< Write protection of Single Bank Sector6 */ | |
#define OB_WRP_SECTOR_7 ((uint32_t)0x00800000U) /*!< Write protection of Single Bank Sector7 */ | |
#define OB_WRP_SECTOR_8 ((uint32_t)0x01000000U) /*!< Write protection of Single Bank Sector8 */ | |
#define OB_WRP_SECTOR_9 ((uint32_t)0x02000000U) /*!< Write protection of Single Bank Sector9 */ | |
#define OB_WRP_SECTOR_10 ((uint32_t)0x04000000U) /*!< Write protection of Single Bank Sector10 */ | |
#define OB_WRP_SECTOR_11 ((uint32_t)0x08000000U) /*!< Write protection of Single Bank Sector11 */ | |
#define OB_WRP_SECTOR_All ((uint32_t)0x0FFF0000U) /*!< Write protection of all Sectors for Single Bank Flash */ | |
/* Dual Bank Sectors */ | |
#define OB_WRP_DB_SECTOR_0 ((uint32_t)0x00010000U) /*!< Write protection of Dual Bank Sector0 */ | |
#define OB_WRP_DB_SECTOR_1 ((uint32_t)0x00010000U) /*!< Write protection of Dual Bank Sector1 */ | |
#define OB_WRP_DB_SECTOR_2 ((uint32_t)0x00020000U) /*!< Write protection of Dual Bank Sector2 */ | |
#define OB_WRP_DB_SECTOR_3 ((uint32_t)0x00020000U) /*!< Write protection of Dual Bank Sector3 */ | |
#define OB_WRP_DB_SECTOR_4 ((uint32_t)0x00040000U) /*!< Write protection of Dual Bank Sector4 */ | |
#define OB_WRP_DB_SECTOR_5 ((uint32_t)0x00040000U) /*!< Write protection of Dual Bank Sector5 */ | |
#define OB_WRP_DB_SECTOR_6 ((uint32_t)0x00080000U) /*!< Write protection of Dual Bank Sector6 */ | |
#define OB_WRP_DB_SECTOR_7 ((uint32_t)0x00080000U) /*!< Write protection of Dual Bank Sector7 */ | |
#define OB_WRP_DB_SECTOR_8 ((uint32_t)0x00100000U) /*!< Write protection of Dual Bank Sector8 */ | |
#define OB_WRP_DB_SECTOR_9 ((uint32_t)0x00100000U) /*!< Write protection of Dual Bank Sector9 */ | |
#define OB_WRP_DB_SECTOR_10 ((uint32_t)0x00200000U) /*!< Write protection of Dual Bank Sector10 */ | |
#define OB_WRP_DB_SECTOR_11 ((uint32_t)0x00200000U) /*!< Write protection of Dual Bank Sector11 */ | |
#define OB_WRP_DB_SECTOR_12 ((uint32_t)0x00400000U) /*!< Write protection of Dual Bank Sector12 */ | |
#define OB_WRP_DB_SECTOR_13 ((uint32_t)0x00400000U) /*!< Write protection of Dual Bank Sector13 */ | |
#define OB_WRP_DB_SECTOR_14 ((uint32_t)0x00800000U) /*!< Write protection of Dual Bank Sector14 */ | |
#define OB_WRP_DB_SECTOR_15 ((uint32_t)0x00800000U) /*!< Write protection of Dual Bank Sector15 */ | |
#define OB_WRP_DB_SECTOR_16 ((uint32_t)0x01000000U) /*!< Write protection of Dual Bank Sector16 */ | |
#define OB_WRP_DB_SECTOR_17 ((uint32_t)0x01000000U) /*!< Write protection of Dual Bank Sector17 */ | |
#define OB_WRP_DB_SECTOR_18 ((uint32_t)0x02000000U) /*!< Write protection of Dual Bank Sector18 */ | |
#define OB_WRP_DB_SECTOR_19 ((uint32_t)0x02000000U) /*!< Write protection of Dual Bank Sector19 */ | |
#define OB_WRP_DB_SECTOR_20 ((uint32_t)0x04000000U) /*!< Write protection of Dual Bank Sector20 */ | |
#define OB_WRP_DB_SECTOR_21 ((uint32_t)0x04000000U) /*!< Write protection of Dual Bank Sector21 */ | |
#define OB_WRP_DB_SECTOR_22 ((uint32_t)0x08000000U) /*!< Write protection of Dual Bank Sector22 */ | |
#define OB_WRP_DB_SECTOR_23 ((uint32_t)0x08000000U) /*!< Write protection of Dual Bank Sector23 */ | |
#define OB_WRP_DB_SECTOR_All ((uint32_t)0x0FFF0000U) /*!< Write protection of all Sectors for Dual Bank Flash */ | |
/** | |
* @} | |
*/ | |
#endif /* FLASH_SECTOR_TOTAL == 24 */ | |
#if (FLASH_SECTOR_TOTAL == 8) | |
/** @defgroup FLASHEx_Option_Bytes_Write_Protection FLASH Option Bytes Write Protection | |
* @{ | |
*/ | |
#define OB_WRP_SECTOR_0 ((uint32_t)0x00010000U) /*!< Write protection of Sector0 */ | |
#define OB_WRP_SECTOR_1 ((uint32_t)0x00020000U) /*!< Write protection of Sector1 */ | |
#define OB_WRP_SECTOR_2 ((uint32_t)0x00040000U) /*!< Write protection of Sector2 */ | |
#define OB_WRP_SECTOR_3 ((uint32_t)0x00080000U) /*!< Write protection of Sector3 */ | |
#define OB_WRP_SECTOR_4 ((uint32_t)0x00100000U) /*!< Write protection of Sector4 */ | |
#define OB_WRP_SECTOR_5 ((uint32_t)0x00200000U) /*!< Write protection of Sector5 */ | |
#define OB_WRP_SECTOR_6 ((uint32_t)0x00400000U) /*!< Write protection of Sector6 */ | |
#define OB_WRP_SECTOR_7 ((uint32_t)0x00800000U) /*!< Write protection of Sector7 */ | |
#define OB_WRP_SECTOR_All ((uint32_t)0x00FF0000U) /*!< Write protection of all Sectors */ | |
/** | |
* @} | |
*/ | |
#endif /* FLASH_SECTOR_TOTAL == 8 */ | |
#if defined (FLASH_OPTCR2_PCROP) | |
/** @defgroup FLASHEx_Option_Bytes_PCROP_Sectors FLASH Option Bytes PCROP Sectors | |
* @{ | |
*/ | |
#define OB_PCROP_SECTOR_0 ((uint32_t)0x00000001U) /*!< PC Readout protection of Sector0 */ | |
#define OB_PCROP_SECTOR_1 ((uint32_t)0x00000002U) /*!< PC Readout protection of Sector1 */ | |
#define OB_PCROP_SECTOR_2 ((uint32_t)0x00000004U) /*!< PC Readout protection of Sector2 */ | |
#define OB_PCROP_SECTOR_3 ((uint32_t)0x00000008U) /*!< PC Readout protection of Sector3 */ | |
#define OB_PCROP_SECTOR_4 ((uint32_t)0x00000010U) /*!< PC Readout protection of Sector4 */ | |
#define OB_PCROP_SECTOR_5 ((uint32_t)0x00000020U) /*!< PC Readout protection of Sector5 */ | |
#define OB_PCROP_SECTOR_6 ((uint32_t)0x00000040U) /*!< PC Readout protection of Sector6 */ | |
#define OB_PCROP_SECTOR_7 ((uint32_t)0x00000080U) /*!< PC Readout protection of Sector7 */ | |
#define OB_PCROP_SECTOR_All ((uint32_t)0x000000FFU) /*!< PC Readout protection of all Sectors */ | |
/** | |
* @} | |
*/ | |
/** @defgroup FLASHEx_Option_Bytes_PCROP_RDP FLASH Option Bytes PCROP_RDP Bit | |
* @{ | |
*/ | |
#define OB_PCROP_RDP_ENABLE ((uint32_t)0x80000000U) /*!< PCROP_RDP Enable */ | |
#define OB_PCROP_RDP_DISABLE ((uint32_t)0x00000000U) /*!< PCROP_RDP Disable */ | |
/** | |
* @} | |
*/ | |
#endif /* FLASH_OPTCR2_PCROP */ | |
/** | |
* @} | |
*/ | |
/* Exported macro ------------------------------------------------------------*/ | |
/** @defgroup FLASH_Exported_Macros FLASH Exported Macros | |
* @{ | |
*/ | |
/** | |
* @brief Calculate the FLASH Boot Base Adress (BOOT_ADD0 or BOOT_ADD1) | |
* @note Returned value BOOT_ADDx[15:0] corresponds to boot address [29:14]. | |
* @param __ADDRESS__: FLASH Boot Address (in the range 0x0000 0000 to 0x2004 FFFF with a granularity of 16KB) | |
* @retval The FLASH Boot Base Adress | |
*/ | |
#define __HAL_FLASH_CALC_BOOT_BASE_ADR(__ADDRESS__) ((__ADDRESS__) >> 14) | |
/** | |
* @} | |
*/ | |
/* Exported functions --------------------------------------------------------*/ | |
/** @addtogroup FLASHEx_Exported_Functions | |
* @{ | |
*/ | |
/** @addtogroup FLASHEx_Exported_Functions_Group1 | |
* @{ | |
*/ | |
/* Extension Program operation functions *************************************/ | |
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError); | |
HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit); | |
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit); | |
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit); | |
/** | |
* @} | |
*/ | |
/** | |
* @} | |
*/ | |
/* Private types -------------------------------------------------------------*/ | |
/* Private variables ---------------------------------------------------------*/ | |
/* Private constants ---------------------------------------------------------*/ | |
/* Private macros ------------------------------------------------------------*/ | |
/** @defgroup FLASHEx_Private_Macros FLASH Private Macros | |
* @{ | |
*/ | |
/** @defgroup FLASHEx_IS_FLASH_Definitions FLASH Private macros to check input parameters | |
* @{ | |
*/ | |
#define IS_FLASH_TYPEERASE(VALUE)(((VALUE) == FLASH_TYPEERASE_SECTORS) || \ | |
((VALUE) == FLASH_TYPEERASE_MASSERASE)) | |
#define IS_VOLTAGERANGE(RANGE)(((RANGE) == FLASH_VOLTAGE_RANGE_1) || \ | |
((RANGE) == FLASH_VOLTAGE_RANGE_2) || \ | |
((RANGE) == FLASH_VOLTAGE_RANGE_3) || \ | |
((RANGE) == FLASH_VOLTAGE_RANGE_4)) | |
#define IS_WRPSTATE(VALUE)(((VALUE) == OB_WRPSTATE_DISABLE) || \ | |
((VALUE) == OB_WRPSTATE_ENABLE)) | |
#if defined (FLASH_OPTCR2_PCROP) | |
#define IS_OPTIONBYTE(VALUE)(((VALUE) <= (OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER |\ | |
OPTIONBYTE_BOR | OPTIONBYTE_BOOTADDR_0 | OPTIONBYTE_BOOTADDR_1 |\ | |
OPTIONBYTE_PCROP | OPTIONBYTE_PCROP_RDP))) | |
#else | |
#define IS_OPTIONBYTE(VALUE)(((VALUE) <= (OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER |\ | |
OPTIONBYTE_BOR | OPTIONBYTE_BOOTADDR_0 | OPTIONBYTE_BOOTADDR_1))) | |
#endif /* FLASH_OPTCR2_PCROP */ | |
#define IS_OB_BOOT_ADDRESS(ADDRESS) ((ADDRESS) <= 0x8013) | |
#define IS_OB_RDP_LEVEL(LEVEL) (((LEVEL) == OB_RDP_LEVEL_0) ||\ | |
((LEVEL) == OB_RDP_LEVEL_1) ||\ | |
((LEVEL) == OB_RDP_LEVEL_2)) | |
#define IS_OB_WWDG_SOURCE(SOURCE) (((SOURCE) == OB_WWDG_SW) || ((SOURCE) == OB_WWDG_HW)) | |
#define IS_OB_IWDG_SOURCE(SOURCE) (((SOURCE) == OB_IWDG_SW) || ((SOURCE) == OB_IWDG_HW)) | |
#define IS_OB_STOP_SOURCE(SOURCE) (((SOURCE) == OB_STOP_NO_RST) || ((SOURCE) == OB_STOP_RST)) | |
#define IS_OB_STDBY_SOURCE(SOURCE) (((SOURCE) == OB_STDBY_NO_RST) || ((SOURCE) == OB_STDBY_RST)) | |
#define IS_OB_IWDG_STOP_FREEZE(FREEZE) (((FREEZE) == OB_IWDG_STOP_FREEZE) || ((FREEZE) == OB_IWDG_STOP_ACTIVE)) | |
#define IS_OB_IWDG_STDBY_FREEZE(FREEZE) (((FREEZE) == OB_IWDG_STDBY_FREEZE) || ((FREEZE) == OB_IWDG_STDBY_ACTIVE)) | |
#define IS_OB_BOR_LEVEL(LEVEL) (((LEVEL) == OB_BOR_LEVEL1) || ((LEVEL) == OB_BOR_LEVEL2) ||\ | |
((LEVEL) == OB_BOR_LEVEL3) || ((LEVEL) == OB_BOR_OFF)) | |
#define IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_LATENCY_0) || \ | |
((LATENCY) == FLASH_LATENCY_1) || \ | |
((LATENCY) == FLASH_LATENCY_2) || \ | |
((LATENCY) == FLASH_LATENCY_3) || \ | |
((LATENCY) == FLASH_LATENCY_4) || \ | |
((LATENCY) == FLASH_LATENCY_5) || \ | |
((LATENCY) == FLASH_LATENCY_6) || \ | |
((LATENCY) == FLASH_LATENCY_7) || \ | |
((LATENCY) == FLASH_LATENCY_8) || \ | |
((LATENCY) == FLASH_LATENCY_9) || \ | |
((LATENCY) == FLASH_LATENCY_10) || \ | |
((LATENCY) == FLASH_LATENCY_11) || \ | |
((LATENCY) == FLASH_LATENCY_12) || \ | |
((LATENCY) == FLASH_LATENCY_13) || \ | |
((LATENCY) == FLASH_LATENCY_14) || \ | |
((LATENCY) == FLASH_LATENCY_15)) | |
#define IS_FLASH_ADDRESS(ADDRESS) ((((ADDRESS) >= FLASH_BASE) && ((ADDRESS) <= FLASH_END)) || \ | |
(((ADDRESS) >= FLASH_OTP_BASE) && ((ADDRESS) <= FLASH_OTP_END))) | |
#define IS_FLASH_NBSECTORS(NBSECTORS) (((NBSECTORS) != 0U) && ((NBSECTORS) <= FLASH_SECTOR_TOTAL)) | |
#if (FLASH_SECTOR_TOTAL == 8) | |
#define IS_FLASH_SECTOR(SECTOR) (((SECTOR) == FLASH_SECTOR_0) || ((SECTOR) == FLASH_SECTOR_1) ||\ | |
((SECTOR) == FLASH_SECTOR_2) || ((SECTOR) == FLASH_SECTOR_3) ||\ | |
((SECTOR) == FLASH_SECTOR_4) || ((SECTOR) == FLASH_SECTOR_5) ||\ | |
((SECTOR) == FLASH_SECTOR_6) || ((SECTOR) == FLASH_SECTOR_7)) | |
#define IS_OB_WRP_SECTOR(SECTOR) ((((SECTOR) & 0xFF00FFFFU) == 0x00000000U) && ((SECTOR) != 0x00000000U)) | |
#endif /* FLASH_SECTOR_TOTAL == 8 */ | |
#if (FLASH_SECTOR_TOTAL == 24) | |
#define IS_FLASH_SECTOR(SECTOR) (((SECTOR) == FLASH_SECTOR_0) || ((SECTOR) == FLASH_SECTOR_1) ||\ | |
((SECTOR) == FLASH_SECTOR_2) || ((SECTOR) == FLASH_SECTOR_3) ||\ | |
((SECTOR) == FLASH_SECTOR_4) || ((SECTOR) == FLASH_SECTOR_5) ||\ | |
((SECTOR) == FLASH_SECTOR_6) || ((SECTOR) == FLASH_SECTOR_7) ||\ | |
((SECTOR) == FLASH_SECTOR_8) || ((SECTOR) == FLASH_SECTOR_9) ||\ | |
((SECTOR) == FLASH_SECTOR_10) || ((SECTOR) == FLASH_SECTOR_11) ||\ | |
((SECTOR) == FLASH_SECTOR_12) || ((SECTOR) == FLASH_SECTOR_13) ||\ | |
((SECTOR) == FLASH_SECTOR_14) || ((SECTOR) == FLASH_SECTOR_15) ||\ | |
((SECTOR) == FLASH_SECTOR_16) || ((SECTOR) == FLASH_SECTOR_17) ||\ | |
((SECTOR) == FLASH_SECTOR_18) || ((SECTOR) == FLASH_SECTOR_19) ||\ | |
((SECTOR) == FLASH_SECTOR_20) || ((SECTOR) == FLASH_SECTOR_21) ||\ | |
((SECTOR) == FLASH_SECTOR_22) || ((SECTOR) == FLASH_SECTOR_23)) | |
#define IS_OB_WRP_SECTOR(SECTOR) ((((SECTOR) & 0xF000FFFFU) == 0x00000000U) && ((SECTOR) != 0x00000000U)) | |
#endif /* FLASH_SECTOR_TOTAL == 24 */ | |
#if defined (FLASH_OPTCR_nDBANK) | |
#define IS_OB_NDBANK(VALUE) (((VALUE) == OB_NDBANK_SINGLE_BANK) || \ | |
((VALUE) == OB_NDBANK_DUAL_BANK)) | |
#define IS_FLASH_BANK(BANK) (((BANK) == FLASH_BANK_1) || \ | |
((BANK) == FLASH_BANK_2) || \ | |
((BANK) == FLASH_BANK_BOTH)) | |
#endif /* FLASH_OPTCR_nDBANK */ | |
#if defined (FLASH_OPTCR_nDBOOT) | |
#define IS_OB_NDBOOT(VALUE) (((VALUE) == OB_DUAL_BOOT_DISABLE) || \ | |
((VALUE) == OB_DUAL_BOOT_ENABLE)) | |
#endif /* FLASH_OPTCR_nDBOOT */ | |
#if defined (FLASH_OPTCR2_PCROP) | |
#define IS_OB_PCROP_SECTOR(SECTOR) (((SECTOR) & (uint32_t)0xFFFFFF00U) == 0x00000000U) | |
#define IS_OB_PCROP_RDP_VALUE(VALUE) (((VALUE) == OB_PCROP_RDP_DISABLE) || \ | |
((VALUE) == OB_PCROP_RDP_ENABLE)) | |
#endif /* FLASH_OPTCR2_PCROP */ | |
/** | |
* @} | |
*/ | |
/** | |
* @} | |
*/ | |
/* Private functions ---------------------------------------------------------*/ | |
/** @defgroup FLASHEx_Private_Functions FLASH Private Functions | |
* @{ | |
*/ | |
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange); | |
/** | |
* @} | |
*/ | |
/** | |
* @} | |
*/ | |
/** | |
* @} | |
*/ | |
#ifdef __cplusplus | |
} | |
#endif | |
#endif /* __STM32F7xx_HAL_FLASH_EX_H */ | |
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ |